531MC776M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MC776M000DGR

531MC776M000DGR: DescriptionLVPECL Output Clock Oscillator, 776MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC776M000DGR Overview

LVPECL Output Clock Oscillator, 776MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC776M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	776 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Zero trigger thyristor power adjustment circuit 3

Discharge type one-shot timing circuit composed of PUT lamp

Exhaust fan automatic control circuit (3)

Portable electronic loudspeaker.gif

L4970A constitutes a typical application circuit diagram with an output of 5.1V and 10A

Another simple method of measuring wire continuity

1uS wide pulse signal: Dear forum friends, there is a need to generate a 1us high-level TTL periodic signal recently. The microcontroller can achieve this 1uS high-level excitation, but I am worried about what problems will...; 呜呼哀哉 PCB Design

The test method of Tg value and the factors affecting it: Original article by Mr. GaosuThe Tg test of copper clad laminates generally uses differential scanning calorimeter (DSC: DIFferential Scanning Calorimeter Mechanical Analysis), thermal mechanical anal...; yvonneGan Energy Infrastructure?

[Samples] + Thanks to TI for the "chip": When I heard from my senior that I could apply for a chip for free on TI, I felt a little bit unconvinced: How could they send you a chip for free without paying for the postage? But my senior did rec...; w12345678s TI Technology Forum

Does Xiaomi have to make its own chips?: [align=left] I read the news this morning and heard that most of the mobile phone manufacturers such as Samsung Electronics, LG, and Huawei are impatient to wait for Qualcomm's new AP, and plan to equ...; 莉莉 PCB Design

Urgent solution for the error message of 1:2 distributor written in VHDL: The code without errors is as follows: [code] LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY FEN2 IS PORT( MUX5_IN:IN STD_LOGIC_VECTOR(7 DOWNTO 0); LED_B,WB: IN STD_LOGIC; OUT_MUX3,OUT_PUT:OUT STD_...; joalin Embedded System

[Qinheng Trial] CH559EVT Trial 1: Unboxing and First Look: First of all, I would like to thank Qinheng and eeworld for giving me the opportunity to try and evaluate. I have known CH341 before using domestic Arduino, which has reduced the price of domestic Ard...; landeng1986 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components