EEWORLDEEWORLDEEWORLD

Part Number

Search

530BA843M000DGR

Description
LVDS Output Clock Oscillator, 843MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530BA843M000DGR Overview

LVDS Output Clock Oscillator, 843MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA843M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency843 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Kinetis-K40FreeRTOS_V7.1.0 transplantation learning record (Part 3)
3. Define the prvSLCDDisplayTask functionstaticvoidprvSLCDDisplayTask(void*pvParameters){ portTickTypexLastWakeTime; const portTickType xFrequency = 1000; //Define the required frequencyxLastWakeTime ...
bluehacker NXP MCU
Tetris based on PROTEUS
[i=s] This post was last edited by paulhyde on 2014-9-15 09:43 [/i] Tetris based on PROTEUS [[i] This post was last edited by open82977352 on 2010-9-17 08:37 [/i]]...
xfh168168 Electronics Design Contest
The late arrival of RFID standards has made people more worried about safety risks
[font=Times New Roman]"We are solving the problem of mass production of RF-SIM cards. We believe that within this year, we will gradually carry out large-scale testing of RF-SIM cards, so that the pub...
FPGA/CPLD
About RTCC and timer functions of PIC32MX320F128L microcontroller
Hello, experts: I recently made a monitoring system and chose the PIC32MX320F128L microcontroller: The timing requirements are as follows: 1.1. After the system has been in continuous main power opera...
lei619lei Microchip MCU
TI's commonly used DSP chips can be summarized into three series:
The TMS320C2000 series, called DSP controller, integrates flash memory, high-speed A/D converter, reliable CAN module and peripheral modules for digital motor control. It is suitable for control field...
灞波儿奔 DSP and ARM Processors
PAL format images are digitally processed and displayed on a small LCD screen
I want to convert the PAL video signal into digital after passing through the video AD, and then display it on a small 2.4-inch LCD. However, I don't know much about images, but I really want to do it...
gsy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1007  955  1788  1492  237  21  20  37  31  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号