Freescale Semiconductor
Technical Data
Document Number: MPC8272EC
Rev. 1.5, 12/2006
MPC8272
PowerQUICC II™ Family
Hardware Specifications
This hardware specification contains detailed information on
power considerations, DC/AC electrical characteristics, and
AC timing specifications for the MPC8272 family of
devices—the MPC8272, the MPC8248, the MPC8271, and
the MPC8247. These devices are .13µm (HiP7) members of
the PowerQUICC II™ family of integrated communications
processors. They include on a single chip a 32-bit
PowerPC
™
core that incorporates memory management
units (MMUs) and instruction and data caches and that
implements the PowerPC instruction set; a modified
communications processor module (CPM); and an integrated
security engine (SEC) for encryption (the MPC8272 and the
MPC8248 only).
All four devices are collectively referred to throughout this
hardware specification as ‘the MPC8272’ unless otherwise
noted.
Contents
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . 7
DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . 8
Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . 11
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . 15
Clock Configuration Modes . . . . . . . . . . . . . . . . . . . 24
Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . 56
Document Revision History . . . . . . . . . . . . . . . . . . . 57
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
1
Overview
Table 1
shows the functionality supported by each device in
the MPC8272 family.
© Freescale Semiconductor, Inc., 2004, 2006. All rights reserved.
Overview
Table 1. MPC8272 PowerQUICC II Family Functionality
Devices
Functionality
Package
1
Serial communications controllers (SCCs)
QUICC multi-channel controller (QMC)
Fast communication controllers (FCCs)
I-Cache (Kbyte)
D-Cache (Kbyte)
Ethernet (10/100)
UTOPIA II Ports
Multi-channel controllers (MCCs)
PCI bridge
Transmission convergence (TC) layer
Inverse multiplexing for ATM (IMA)
Universal serial bus (USB) 2.0 full/low rate
Security engine (SEC)
1
MPC8272
MPC8248
MPC8271
MPC8247
516 PBGA
3
Yes
2
16
16
2
1
0
Yes
—
—
1
Yes
3
Yes
2
16
16
2
0
0
Yes
—
—
1
Yes
3
Yes
2
16
16
2
1
0
Yes
—
—
1
—
3
Yes
2
16
16
2
0
0
Yes
—
—
1
—
Refer to
Table 2.
Devices in the MPC8272 family are available in two packages—the VR or ZQ package—as shown in
Table 2.
For package ordering information, refer to
Section 10, “Ordering Information.”
Table 2. MPC8272 PowerQUICC II Device Packages
Code
(Package)
VR
(516 PBGA—Lead free)
MPC8272VR
MPC8248VR
Device
MPC8271VR
MPC8247VR
MPC8271ZQ
MPC8247ZQ
ZQ
(516 PBGA—Lead spheres)
MPC8272ZQ
MPC8248ZQ
MPC8272 PowerQUICC II™ Family Hardware Specifications, Rev. 1.5
2
Freescale Semiconductor
Overview
Figure 1
shows the block diagram of the MPC8272.
16 Kbytes
I-Cache
Security (SEC)1
I-MMU
G2_LE Core
System Interface Unit
(SIU)
16 Kbytes
D-Cache
D-MMU
Bus Interface Unit
60x-to-PCI
Bridge
Memory Controller
Communication Processor Module (CPM)
Timers
Parallel I/O
Baud Rate
Generators
4 KB
Interrupt
Instruction
Controller
RAM
16 KB
Data
RAM
Clock Counter
Serial
DMA
Virtual
IDMAs
System Functions
60x Bus
PCI Bus
32 bits, up to 66 MHz
32-bit RISC Microcontroller
and Program ROM
FCC1
FCC2
SCC1
SCC3
SCC4
SMC1
SMC2
SPI
I
2
C
USB 2.0
Time Slot Assigner
Serial interface
Serial Interface
2 TDM Ports
2 MII/RMII
Ports
1 8-bit Utopia
Port2
Non-Multiplexed
I/O
Note
1 MPC8272/8248 only
2 MPC8272/8271 only
Figure 1. Block Diagram
1.1
Features
The major features of the MPC8272 are as follows:
• Dual-issue integer (G2_LE) core
— A core version of the MPC603e microprocessor
— System core microprocessor supporting frequencies of 266-400 MHz
— Separate 16-Kbyte data and instruction caches:
– Four-way set associative
– Physically addressed
– LRU replacement algorithm
— PowerPC architecture-compliant memory management unit (MMU)
— Common on-chip processor (COP) test interface
— Supports bus snooping for cache coherency
MPC8272 PowerQUICC II™ Family Hardware Specifications, Rev. 1.5
Freescale Semiconductor
3
Overview
•
•
•
•
•
•
•
•
— Floating-point unit (FPU) supports floating-point arithmetic
— Support for cache locking
Low-power consumption
Separate power supply for internal logic (1.5 V) and for I/O (3.3 V)
Separate PLLs for G2_LE core and for the communications processor module (CPM)
— G2_LE core and CPM can run at different frequencies for power/performance optimization
— Internal core/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 4.5:1, 5:1, 5.5:1, 6:1,
7:1, and 8:1 ratios
— Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ,and 8:1
ratios
64-bit data and 32-bit address 60x bus
— Bus supports multiple master designs—up to two external masters
— Supports single transfers and burst transfers
— 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
60x-to-PCI bridge
— Programmable host bridge and agent
— 32-bit data bus, 66 MHz, 3.3 V
— Synchronous and asynchronous 60x and PCI clock modes
— All internal address space available to external PCI host
— DMA for memory block transfers
— PCI-to-60x address remapping
System interface unit (SIU)
— Clock synthesizer
— Reset controller
— Real-time clock (RTC) register
— Periodic interrupt timer
— Hardware bus monitor and software watchdog timer
— IEEE 1149.1 JTAG test access port
Eight bank memory controller
— Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash, and other
user-definable peripherals
— Byte write enables
— 32-bit address decodes with programmable bank size
— Three user programmable machines, general-purpose chip-select machine, and page mode
pipeline SDRAM machine
— Byte selects for 64-bit bus width (60x)
— Dedicated interface logic for SDRAM
Disable CPU mode
MPC8272 PowerQUICC II™ Family Hardware Specifications, Rev. 1.5
4
Freescale Semiconductor
Overview
•
•
•
Integrated security engine (SEC) (MPC8272 and MPC8248 only)
— Supports DES, 3DES, MD-5, SHA-1, AES, PKEU, RNG and RC-4 encryption algorithms
in hardware
Communications processor module (CPM)
— Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support
for communications peripherals
— Interfaces to G2_LE core through on-chip dual-port RAM and DMA controller. (Dual-port
RAM size is 16 Kbyte plus 4Kbyte dedicated instruction RAM.)
Universal serial bus (USB) controller
— Supports USB 2.0 full/low rate compatible
— USB host mode
– Supports control, bulk, interrupt, and isochronous data transfers
– CRC16 generation and checking
– NRZI encoding/decoding with bit stuffing
– Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and
data rate configuration). Note that low-speed operation requires an external hub.
– Flexible data buffers with multiple buffers per frame
– Supports local loopback mode for diagnostics (12 Mbps only)
— Supports USB slave mode
– Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
– CRC16 generation and checking
– CRC5 checking
– NRZI encoding/decoding with bit stuffing
– 12- or 1.5-Mbps data rate
– Flexible data buffers with multiple buffers per frame
– Automatic retransmission upon transmit error
— Serial DMA channels for receive and transmit on all serial channels
— Parallel I/O registers with open-drain and interrupt capability
— Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
— Two fast communication controllers (FCCs) supporting the following protocols:
– 10-/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent
interface (MII)
– Transparent
– HDLC—up to T3 rates (clear channel)
– One of the FCCs supports ATM (MPC8272 and MPC8271 only)—full-duplex SAR at 155
Mbps, 8-bit UTOPIA interface 31 Mphys, AAL5, AAL1, AAL2, AAL0 protocols, TM 4.0
CBR, VBR, UBR, ABR traffic types, up to 64-K external connections
— Three serial communications controllers (SCCs) identical to those on the MPC860 supporting
the digital portions of the following protocols:
MPC8272 PowerQUICC II™ Family Hardware Specifications, Rev. 1.5
Freescale Semiconductor
5
京公网安备 11010802033920号
EEWORLD
