EEWORLDEEWORLDEEWORLD

Part Number

Search

JAN1N4623

Description
Zener Diode, 4.3V V(Z), 5%, 0.5W, Silicon, Unidirectional, DO-35, HERMETIC SEALED, GLASS PACKAGE-2
CategoryDiscrete semiconductor    diode   
File Size249KB,2 Pages
ManufacturerMACOM
Websitehttp://www.macom.com
Download Datasheet Parametric View All

JAN1N4623 Overview

Zener Diode, 4.3V V(Z), 5%, 0.5W, Silicon, Unidirectional, DO-35, HERMETIC SEALED, GLASS PACKAGE-2

JAN1N4623 Parametric

Parameter NameAttribute value
MakerMACOM
package instructionO-LALF-W2
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
JEDEC-95 codeDO-35
JESD-30 codeO-LALF-W2
JESD-609 codee0
Number of components1
Number of terminals2
Package body materialGLASS
Package shapeROUND
Package formLONG FORM
polarityUNIDIRECTIONAL
Maximum power dissipation0.5 W
Certification statusNot Qualified
GuidelineMIL-19500/435
Nominal reference voltage4.3 V
surface mountNO
technologyZENER
Terminal surfaceTIN LEAD
Terminal formWIRE
Terminal locationAXIAL
Maximum voltage tolerance5%
Working test current0.25 mA
Base Number Matches1
Low Noise Zener Diode Series
1N4099-1 thru 1N4135-1 and 1N4614-1 thru 1N4627-1
Features
Available in JAN, JANTX, JANTXV and JANS
per MIL-PRF-19500/435
Tight tolerences available in plus or minus 2%
or 1% with C or D suffix respectively.
500 mW power handling
Hermetically sealed axial-leaded glass DO-35
package.
Also available in DO-213 MELF style package.
Maximum Ratings
Operating & Storage Temperature: -65 to +175°C
Thermal Resistance:
Steady-State Power:
250°C/W
0.5 watts
Foward Voltage @200 MA: 1.1 V
Electrical Specifications @ +25 ºC (Unless Otherwise Specified)
JEDEC
TYPE No.
(Note1)
1N4614
1N4615
1N4616
1N4617
1N4618
1N4619
1N4620
1N4621
1N4622
1N4623
1N4624
1N4625
1N4626
1N4627
1N4099
1N4100
1N4101
1N4102
1N4103
1N4104
1N4105
1N4106
1N4107
1N4108
1N4109
1N4110
1N4111
1N4112
1N4113
1N4114
1N4115
1N4116
1N4117
1N4118
1N4119
1N4120
1N4121
1N4122
1N4123
1N4124
1N4125
1N4126
1N4127
1N4128
1N4129
1N4130
1N4131
1N4132
1N4133
1N4134
1N4135
Normal
Zener
Voltage
Vz @ IZT
Volts
1.8
2.0
2.2
2.4
2.7
3.0
3.3
3.6
3.9
4.3
4.7
5.1
5.6
6.2
6.8
7.5
8.2
8.7
9.1
10
11
12
13
14
15
16
17
18
19
20
22
24
25
27
29
30
33
36
39
43
47
51
56
60
62
68
75
82
87
91
100
Zener
Test
Current
IZT
μA
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
250
Maximum
Zener
Impedance
ZZT
Ohms
1200
1250
1300
1400
1500
1600
1650
1700
1650
1600
1550
1500
1400
1200
200
200
200
200
200
200
200
200
200
200
100
100
100
100
150
150
150
150
150
150
200
200
200
200
200
250
250
300
300
400
500
700
700
800
1000
1200
1500
Maximum Reverse
Current
IR @ VR
μA
7.5
5.0
4.0
2.0
1.0
0.8
7.5
7.5
5.0
4.0
10.0
10.0
10.0
10.0
10.0
10.0
1.0
1.0
1.0
1.0
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.05
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
Volts
1
1
1
1
1
1
1.5
2
2
2
2
3
4
5
5.17
5.70
6.24
6.61
6.92
7.60
8.44
8.12
9.857
10.65
11.40
12.15
12.92
13.67
14.44
15.20
16.72
18.25
19.00
20.45
21.28
22.80
25.08
27.38
29.65
32.65
35.75
38.76
42.60
45.60
47.10
51.68
57.00
62.32
66.12
69.16
76.00
Maximum
Noise
Density
ND @ IZT
μV
/
√Hz
1
1
1
1
1
1
1
1
1
1
1
2
4
5
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
40
Maximum
Zener
Current
IZM
mA
120
110
100
95
90
87
85
83
80
77
75
70
65
61
56
51
46
44
42
38
35
32
29
27
25
24
22
21
20
19
17
16
15
14
14
13
12
11
9.8
8.9
8.1
7.5
6.7
6.4
6.1
5.6
5.1
4.6
4.4
4.2
3.0
NOTE 1:
The JEDEC type numbers shown with no suffix have a standrd tolerence of +5% on the nominal Zener voltage; suffix C is used to identify
+2%: and suffix D is used identify +1% tolerence. Vzis measured with the diode inthermal equilibrium in 25°C still air.
1
Revision Date: 11/4/2009
New Product
VGA display ping-pong operation
When doing VGA, data is first cached in SDRAM and then read out to VGA. I have seen many devices use ping-pong design, which divides the BANK in SDRAM and performs read and write operations separately...
HAORUIMIN FPGA/CPLD
Urgent, help, please help me analyze the circuit, I am confused
The first picture says that it is a core oscillator on the upper left, and the two switches on the lower right are LTC6943. I don't understand what they are. The second picture is an example of this L...
电路小学徒 Analog electronics
A Verilog HDL Implementation of CAM Based on Shift Register
[b]Abstract[/b]: A scheme for designing CAM using Verilog HDL. The scheme is based on shift registers. The implemented CAN has the characteristics of reconfigurable word length, easy expansion, and fa...
maker FPGA/CPLD
The national competition topic has been released. Have you chosen your topic yet?
The national competition topic has been released. Have you chosen your topic yet? Reference topics for the 2019 TI Cup National Undergraduate Electronic Design CompetitionCome and vote!...
okhxyyo Electronics Design Contest
How to embed 51 core in spartan6 using ise
Please give me some ideas...
lkx444 FPGA/CPLD
MPC8315E development board related issues
I recently bought a development board for MPC8315E, but the seller didn't give me the pinout of the PPC8315E chip, so I couldn't make a PCB. Later, I contacted FreeScale's engineers, and they told me ...
stoutstone Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 814  2477  516  2522  699  17  50  11  51  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号