531HA567M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531HA567M000DGR

531HA567M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 567MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531HA567M000DGR Overview

CMOS/TTL Output Clock Oscillator, 567MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HA567M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	567 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

CD4098 pulse delay and stretching circuit

LM1894 principle and application (b)

Radio and hearing aid dual-purpose machine 02

Broadband voltage-frequency conversion circuit

60Hz frequency source circuit

Refrigerator automatic protector

Why are CE debug zones always greyed out and unavailable?: Hello everyone! When I develop with VS.net2005+wince6, why can't CE debug zones be used? It is always grayed out. How can I activate it to make it available? Thank you!...; katrina Embedded System

Help: Communication problem between PXA270 and power chip 1586B!: I am debugging a PXA270 board. The power chip is MAX1586B. I communicate with 1586B through the I2C bus of the PXA270 power management module. Now I want to increase the main frequency of PXA270. I ch...; aideyuyan Embedded System

Ask for some questions about MTD2009J: I am currently working on using MTD2009J to drive stepper motors. I would like to ask the experts to give me some advice on the motor subdivision algorithm. It would be even better if you can provide ...; sands MCU

Guangzhou Ruizhen Electronics! Building a team! Sincerely seeking a chief engineer for long-term and stable cooperation!: [b]Hello everyone! My last name is Liu! Our company is located in Guangzhou. It is a very small company for the time being, but we have ideals and goals. We hope to make a name for ourselves and have ...; rickliu888 Recruitment

Quartus simulation software cannot be opened: When using quartus||13.1 for simulation, when opening Modelsim, the interface in the picture will appear. I don't know what's going on...; mantianxinghai FPGA/CPLD

Protel99se global editor is not easy to use, please help experts: Place three resistors with " Lib Ref " as "RES1 " in the editing area . Now change the names of these three resistors to 100k and the package names of the components to AXIAL0.3 . Take one of the resi...; tiger027 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components