EEWORLDEEWORLDEEWORLD

Part Number

Search

MJ15020

Description
Complementary Silicon Power Transistors
CategoryDiscrete semiconductor    The transistor   
File Size149KB,4 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric Compare View All

MJ15020 Overview

Complementary Silicon Power Transistors

MJ15020 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerON Semiconductor
Parts packaging codeTO-3
package instructionCASE 1-07, TO-3, 2 PIN
Contacts2
Manufacturer packaging codeCASE 1-07
Reach Compliance Code_compli
ECCN codeEAR99
Shell connectionCOLLECTOR
Maximum collector current (IC)4 A
Collector-emitter maximum voltage250 V
ConfigurationSINGLE
Minimum DC current gain (hFE)10
JEDEC-95 codeTO-204AA
JESD-30 codeO-MBFM-P2
JESD-609 codee0
Number of components1
Number of terminals2
Maximum operating temperature200 °C
Package body materialMETAL
Package shapeROUND
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)240
Polarity/channel typeNPN
Maximum power dissipation(Abs)150 W
Certification statusNot Qualified
surface mountNO
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)20 MHz
MJ15020 − NPN
MJ15021 − PNP
Preferred Devices
Complementary Silicon
Power Transistors
These transistors are designed for use as high frequency drivers in
Audio Amplifiers.
Features
http://onsemi.com
High Gain Complementary Silicon Power Transistors
Safe Operating Area 100% Tested 50 V, 3.0 A, 1.0 Sec
Excellent Frequency Response
−f
T
= 20 MHz min
Pb−Free Packages are Available*
4.0 AMPERES
COMPLEMENTARY SILICON-
POWER TRANSISTORS
200
250 VOLTS, 150 WATTS
MAXIMUM RATINGS
Rating
Collector−Emitter Voltage
Collector−Base Voltage
Emitter−Base Voltage
Collector Current
Continuous
Base Current
Continuous
Emitter Current
Continuous
Total Device Dissipation @ T
C
= 25_C
Derate above 25_C
Operating and Storage Junction
Temperature Range
Symbol
V
CEO
V
CBO
V
EBO
I
C
I
B
I
E
P
D
T
J
, T
stg
MJ15020
MJ15021
250
250
7.0
4.0
2.0
6.0
150
0.86
−65
to +200
Unit
Vdc
Vdc
Vdc
Adc
Adc
Adc
W
W/_C
_C
MJ1502xG
AYWW
MEX
TO−204AA (TO−3)
CASE 1−07
STYLE 1
MARKING DIAGRAM
THERMAL CHARACTERISTICS
Characteristics
Thermal Resistance, Junction−to−Case
Symbol
R
qJC
Max
1.17
Unit
_C/W
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
MJ1502x = Device Code
x = 0 or 1
G
= Pb−Free Package
A
= Assembly Location
Y
= Year
WW
= Work Week
MEX
= Country of Origin
ORDERING INFORMATION
Device
MJ15020
MJ15020G
MJ15021
MJ15021G
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
Package
TO−204
TO−204
(Pb−Free)
TO−204
TO−204
(Pb−Free)
Shipping
100 Units / Tray
100 Units / Tray
100 Units / Tray
100 Units / Tray
Preferred
devices are recommended choices for future use
and best overall value.
©
Semiconductor Components Industries, LLC, 2006
August, 2006
Rev. 2
1
Publication Order Number:
MJ15020/D

MJ15020 Related Products

MJ15020 MJ15021G MJ15020G MJ15021
Description Complementary Silicon Power Transistors Complementary Silicon Power Transistors Complementary Silicon Power Transistors Complementary Silicon Power Transistors
Is it Rohs certified? incompatible conform to conform to incompatible
Maker ON Semiconductor ON Semiconductor ON Semiconductor ON Semiconductor
Parts packaging code TO-3 TO-3 TO-3 TO-3
package instruction CASE 1-07, TO-3, 2 PIN LEAD FREE, CASE 1-07, TO-3, 2 PIN LEAD FREE, CASE 1-07, TO-3, 2 PIN CASE 1-07, TO-3, 2 PIN
Contacts 2 2 2 2
Manufacturer packaging code CASE 1-07 CASE 1-07 CASE 1-07 CASE 1-07
Reach Compliance Code _compli _compli _compli _compli
ECCN code EAR99 EAR99 EAR99 EAR99
Shell connection COLLECTOR COLLECTOR COLLECTOR COLLECTOR
Maximum collector current (IC) 4 A 4 A 4 A 4 A
Collector-emitter maximum voltage 250 V 250 V 250 V 250 V
Configuration SINGLE SINGLE SINGLE SINGLE
Minimum DC current gain (hFE) 10 10 10 10
JEDEC-95 code TO-204AA TO-204AA TO-204AA TO-204AA
JESD-30 code O-MBFM-P2 O-MBFM-P2 O-MBFM-P2 O-MBFM-P2
JESD-609 code e0 e3 e3 e0
Number of components 1 1 1 1
Number of terminals 2 2 2 2
Maximum operating temperature 200 °C 200 °C 200 °C 200 °C
Package body material METAL METAL METAL METAL
Package shape ROUND ROUND ROUND ROUND
Package form FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT
Peak Reflow Temperature (Celsius) 240 NOT SPECIFIED NOT SPECIFIED 240
Polarity/channel type NPN PNP NPN PNP
Maximum power dissipation(Abs) 150 W 150 W 150 W 150 W
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
surface mount NO NO NO NO
Terminal surface Tin/Lead (Sn/Pb) Tin (Sn) Tin (Sn) Tin/Lead (Sn80Pb20)
Terminal form PIN/PEG PIN/PEG PIN/PEG PIN/PEG
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature 30 NOT SPECIFIED NOT SPECIFIED 30
transistor applications AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON SILICON SILICON
Nominal transition frequency (fT) 20 MHz 20 MHz 20 MHz 20 MHz
Why does the Quartus II 10.1 synthesis result use 0 cells?
Why does the result of Quartus II 10.1 synthesis use 0 units? There is no error, I can see the RTL view and the synthesized network device has been selected. There is a prompt saying that the clock is...
ssawee FPGA/CPLD
ADI Experimental Circuit CN0197 Battery Management System Based on AD7280A Phase II Report
It has been more than a week since I last reported on the progress of my work. During this week, the first surprise was the delivery of the samples. The sample AD7280A I applied for is difficult to bu...
sjl2001 ADI Reference Circuit
DM642 audio port McASP problem
I recently learned about TMS320DM642 and used the McASP audio port to send data to the data port of TLV320AIC23B. There was no error in the process of configuring the register of AIC23B through the I2...
RenYbin DSP and ARM Processors
Using LM2903 to complete 3.3V and 5V level conversion [Figure]
The OC gate structure of LM2903 is used to complete the level conversion circuit between 3.3V and 5V. The 3.3V DSP serial port needs to communicate with the 5V CMOS device (camera), and a level conver...
呱呱 MCU
One design for many systems: Reinvented ultrasound system design
[i=s]This post was last edited by dontium on 2015-1-23 13:18[/i]By Xiaochen Xu , Harish Venkataraman and Anand Udupa , Texas InstrumentsKeywords: Ultrasound, Medical, Analog Front End, AFE , AFE5805 ,...
德州仪器 Analogue and Mixed Signal
Draw a process flow chart for the production of a DC regulated power supply.
[i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....
电子小白2 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2219  1703  2665  439  51  45  35  54  9  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号