531PA70M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531PA70M0000BG

531PA70M0000BG: DescriptionCMOS Output Clock Oscillator, 70MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PA70M0000BG Overview

CMOS Output Clock Oscillator, 70MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PA70M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	70 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Torque motor driving welding electrode circuit

Contactless proximity switch circuit three

Applications to increase output voltage (b)

DC-DC converter circuit using six inverters

LAS6350 switching boost voltage regulator circuit diagram

TDA1015T power amplifier circuit diagram

Oil price imbalance: the top concern for global financial stability: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]Bankers and financial regulators around the world are growing increasingly concerned about the commodity boom and the risk of oil...; gaoyanmei Mobile and portable

2410 parallel interface driver, virtual address and actual address mapping problem.: [align=left][color=#000000][size=4] Using [font=Calibri]DATA0~DATA15[/font] of [font=Calibri]S3C2410[/font], expand [font=Calibri]2[/font] parallel interfaces, the schematic diagram is as follows. [/s...; sydney Linux and Android

uCOS-II System Application Discussion: I would like to ask you a few questions: 1: What is the rule for dividing tasks in your uCOS-II system? 2: If you use this system in your project, can you tell me your experience? 3: How can we maximi...; mini2440 Real-time operating system RTOS

Copy a switching power supply circuit schematic: Today I copied a 2A switching power supply circuit that I have used for half a year and I feel it is of good quality. Please take a look at it to see if it is correct....; banana Power technology

MSP430 Learning Notes VI: U-port Simulation: The kit comes with a USB emulator, but I have never dared to use it. I had some time this afternoon, so I tried it, but it was not obedient and kept sending waves. Because I couldn't respond when I si...; ddllxxrr Microcontroller MCU

Fashionable sliding cover style super Skype mouse phone is launched: We all know that Skype is a free Internet phone, which is what we often call VoIP. However, since it is a phone call, it seems that using a regular headset and microphone is not the same thing, and th...; songbo RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components