EEWORLDEEWORLDEEWORLD

Part Number

Search

1060774-1

Description
CABLE TERMINATED, FEMALE, MCX CONNECTOR, SOLDER, JACK
CategoryThe connector    The connector   
File Size40KB,1 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

1060774-1 Overview

CABLE TERMINATED, FEMALE, MCX CONNECTOR, SOLDER, JACK

1060774-1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codeunknow
Other featuresAPPLICABLE CABLE: RG-405/U, INSERTION LOSS MAX AT 1000 MHZ
Body/casing typeJACK
Cable typeSEMI-RIGID
Characteristic impedance50 Ω
Connector typeRF MCX CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGold (Au)
Contact point genderFEMALE
Contact materialBERYLLIUM COPPER
Contact styleCOAX
Coupling typeSNAP
DIN complianceNO
Filter functionNO
IEC complianceNO
Insertion loss0.1 dB
insulator materialPOLYTETRAFLUORO ETHYLENE
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number1060774
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeCABLE
Number of ports1
Maximum operating frequency6 GHz
OptionsGENERAL PURPOSE
Panel mountingNO
reliabilityCOMMERCIAL
Shell surfaceGOLD
Shell materialBRASS
Termination typeSOLDER
Total number of contacts1
voltage standing wave ratio1.35
Base Number Matches1
MIT experts explain the mathematical system
In fact, after learning each subject, you should have a system in your mind, such as the physics system, chemistry system, mathematics system, etc. The gain from studying a course is not how many poin...
白丁 Talking
There is very little information about LPC1768. How about we study together?
Netizen E318AAA said that there is very little information about LPC1768:https://bbs.eeworld.com.cn/thread-162300-1-1.htmlHowever, this chip is still worth using. Friends who are currently using or ar...
soso NXP MCU
Design of Intelligent Full Digital Phase-Locked Loop
Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...
maker FPGA/CPLD
Where to sign in
Sorry, administrator, text messages cannot be sent. Smart posting to ask where you signed in....
ai3yu Suggestions & Announcements
Provide a variety of synopsys & cadence & mentor & magma, etc.
We can provide digitalanalog IP with ASIC design. Please contact us by email if you need it. 8bit 1T/2T/4T/12T MCU8bit RISC CPU16bit MCU32ibt RISC CPUAudio Echo Processor16/24 bit DSP Core - Interface...
designlab Test/Measurement
Problems with the cracked version of proteldxp2004
Protel DXP2004 cracked version software, why when I make my own original device, there are many things missing. For example, there is no pin placement, and there is no new component command...
cjx19840106 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2090  312  1431  52  784  43  7  29  2  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号