OX16C954-TQBG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> OX16C954-TQBG

OX16C954-TQBG: DescriptionSerial I/O Controller, PQFP80,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size603KB，54 Pages; ManufacturerOxford; Websitehttp://www.oxsemi.com; Environmental Compliance

Download Datasheet Parametric View All

OX16C954-TQBG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	OX16C954-TQBG	-	-	View	Buy Now

OX16C954-TQBG Overview

Serial I/O Controller, PQFP80,

OX16C954-TQBG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	QFP, TQFP80,.55SQ
Reach Compliance Code	unknown
Is Samacsys	N
JESD-30 code	S-PQFP-G80
Number of terminals	80
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	TQFP80,.55SQ
Package shape	SQUARE
Package form	FLATPACK
power supply	3.3/5 V
Certification status	Not Qualified
surface mount	YES
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1

Preview

Download Datasheet

View All

OX16C954 rev B

High Performance Quad UART with 128-byte FIFOs

Intel / Motorola Bus Interface

EATURES

•

Four independent full-duplex asynchronous 16C950

high performance UART channels

128-byte deep FIFO per transmitter and receiver

UARTs fully software compatible with industry

standard 16C55x type UARTs

Pin compatible with TL16C554 and ST16C654

Baud rates up to 15 Mbps in normal mode and

60Mbps in external 1x clock (isochronous) mode

Readable FIFO levels

Flexible clock prescaler from 1 to 31.875

Automated in-band flow control using programmable

Xon/Xoff characters, in both directions

Automated out-of-band flow control using CTS#/RTS#

and/or DSR#/DTR#

Arbitrary trigger levels for receiver and transmitter

FIFO interrupts and automatic in-band and out-of-

band flow control

•

Readable in-band and out-of-band flow control status

Programmable special character detection

Infra-red (IrDA) receiver and transmitter option

5, 6, 7, 8 and 9-bits data framing

Detection of bad data in the receiver FIFO

Independent channel reset by software

Transmitter and receiver can be disabled

Transmitter idle interrupt

RS-485 buffer enable signals

Four byte device ID

Sleep mode (low operating current)

System clock up to 60 MHz at 5V, 50 MHz at 3.3V

5.0 volt or 3.3v operation*

68pin PLCC and 80pin TQFP package options.

*Only the 80pin TQFP package supports operation at 5v or 3.3v.

B E

NHANCEMENTS

The OX16C954B is an enhanced, backward-compatible revision of the OX16C954 rev A. It uses the newer core as in the

OX16C950 rev B. The chief enhancements are as follows –

•

All known errata fixed

•

Full TCR range from 4-16

•

Enhanced controls for sleep-mode sensitivity, ability to read FCR and Good Data Status

•

3.3V operation with 80 pin TQFP

•

Enhanced isochronous clocking options (optional inversions, DTR/DSR)

Hereafter OX16C954 rev B is simply referred to as OX16C954.

Oxford Semiconductor Ltd.

External—Free Release

25 Milton Park, Abingdon, Oxon, OX14 4SH, UK

Tel: +44 (0)1235 824900 Fax: +44 (0)1235 821141



Oxford Semiconductor 2005

DS-0026 OX16C954 rev B Data Sheet Jun 05

OXFORD SEMICONDUCTOR LTD.

OX16C954 rev B

ONTENTS

FEATURES....................................................................................................................................................................................... 1

REV B ENHANCEMENTS................................................................................................................................................................ 1

DESCRIPTION ................................................................................................................................................................................. 2

CONTENTS ...................................................................................................................................................................................... 3

1 PERFORMANCE COMPARISON .............................................................................................................................................. 5

2 BLOCK DIAGRAM ..................................................................................................................................................................... 7

3 PIN INFORMATION.................................................................................................................................................................... 8

4 PIN DESCRIPTIONS ................................................................................................................................................................ 10

4.1

Further Pin Information................................................................................................................................................... 15

5 MODE SELECTION.................................................................................................................................................................. 16

5.1

450 Mode .......................................................................................................................................................................... 16

5.2

550 Mode .......................................................................................................................................................................... 16

5.3

Extended 550 Mode ......................................................................................................................................................... 16

5.4

750 Mode .......................................................................................................................................................................... 16

5.5

650 Mode .......................................................................................................................................................................... 16

5.6

950 Mode .......................................................................................................................................................................... 17

6 REGISTER DESCRIPTION TABLES....................................................................................................................................... 18

7 RESET CONFIGURATION....................................................................................................................................................... 22

7.1

Hardware Reset................................................................................................................................................................ 22

7.2

Software Reset................................................................................................................................................................. 22

8 TRANSMITTER AND RECEIVER FIFOS ................................................................................................................................ 23

8.1

FIFO Control Register ‘FCR’ ........................................................................................................................................... 23

9 LINE CONTROL & STATUS .................................................................................................................................................... 24

9.1

False Start Bit Detection ................................................................................................................................................. 24

9.2

Line Control Register ‘LCR’............................................................................................................................................ 24

9.3

Line Status Register ‘LSR’.............................................................................................................................................. 25

10 INTERRUPTS & SLEEP MODE............................................................................................................................................... 26

10.1 Interrupt Enable Register ‘IER’....................................................................................................................................... 26

10.2 Interrupt Status Register ‘ISR’........................................................................................................................................ 27

10.3 Interrupt Description ....................................................................................................................................................... 27

10.4 Sleep Mode....................................................................................................................................................................... 28

11 MODEM INTERFACE............................................................................................................................................................... 28

11.1 Modem Control Register ‘MCR’...................................................................................................................................... 28

11.2 Modem Status Register ‘MSR’........................................................................................................................................ 29

12 OTHER STANDARD REGISTERS .......................................................................................................................................... 30

12.1 Divisor Latch Registers ‘DLL & DLM’ ............................................................................................................................ 30

12.2 Scratch Pad Register ‘SPR’ ............................................................................................................................................ 30

13 AUTOMATIC FLOW CONTROL .............................................................................................................................................. 31

13.1 Enhanced Features Register ‘EFR’ ................................................................................................................................ 31

13.2 Special Character Detection ........................................................................................................................................... 32

13.3 Automatic In-band Flow Control .................................................................................................................................... 32

13.4 Automatic Out-of-band Flow Control............................................................................................................................. 32

14 BAUD RATE GENERATION.................................................................................................................................................... 33

14.1 General Operation ........................................................................................................................................................... 33

14.2 Clock Prescaler Register ‘CPR’...................................................................................................................................... 34

14.3 Times Clock Register ‘TCR’............................................................................................................................................ 34

14.4 Input Clock Options......................................................................................................................................................... 36

DS-0026 Jun 05

External—Free Release

Page 3

OXFORD SEMICONDUCTOR LTD.

OX16C954 rev B

14.5 TTL Clock Mode ............................................................................................................................................................... 36

14.6 External 1x Clock Mode .................................................................................................................................................. 36

14.7 Crystal Oscillator Circuit................................................................................................................................................. 36

15 ADDITIONAL FEATURES ....................................................................................................................................................... 37

15.1 Additional Status Register ‘ASR’ ................................................................................................................................... 37

15.2 FIFO Fill levels ‘TFL & RFL’ ............................................................................................................................................ 37

15.3 Additional Control Register ‘ACR’ ................................................................................................................................. 37

15.4 Transmitter Trigger Level ‘TTL’...................................................................................................................................... 39

15.5 Receiver Interrupt. Trigger Level ‘RTL’ ......................................................................................................................... 39

15.6 Flow Control Levels ‘FCL’ & ‘FCH’................................................................................................................................. 39

15.7 Device Identification Registers ...................................................................................................................................... 39

15.8 Clock Select Register ‘CKS’ ........................................................................................................................................... 40

15.9 Nine-bit Mode Register ‘NMR’ ........................................................................................................................................ 40

15.10

Modem Disable Mask ‘MDM’ ...................................................................................................................................... 41

15.11

Readable FCR ‘RFC’.................................................................................................................................................... 41

15.12

Good-data status register ‘GDS’................................................................................................................................ 41

15.13

DMA Status Register ‘DMS’........................................................................................................................................ 42

15.14

Port Index Register ‘PIX’............................................................................................................................................. 42

15.15

Clock Alteration Register ‘CKA’................................................................................................................................. 42

16 OPERATING CONDITIONS ..................................................................................................................................................... 43

17 DC ELECTRICAL CHARACTERISTICS.................................................................................................................................. 44

17.1 5V Operation .................................................................................................................................................................... 44

17.2 3.3V Operation ................................................................................................................................................................. 45

18 AC ELECTRICAL CHARACTERISTICS.................................................................................................................................. 46

18.1 5V Operation .................................................................................................................................................................... 46

18.2 3.3V Operation ................................................................................................................................................................. 47

19 TIMING WAVEFORMS............................................................................................................................................................. 48

20 PACKAGE INFORMATION...................................................................................................................................................... 50

21 ORDERING INFORMATION .................................................................................................................................................... 53

NOTES............................................................................................................................................................................................ 53

CONTACT DETAILS ...................................................................................................................................................................... 54

DS-0026 Jun 05

External—Free Release

Page 4

Recommended Resources

Overload protection circuit

Household combination lock circuit

Class A power amplifier power circuit

75W power amplifier circuit

Load cell ratio compensation circuit

875p computer motherboard circuit diagram_074

MCU Delay Calculation: DELAY:MOV R2,#07AHL1: MOV R3,#0FAHL2: DJNZ R3,L2 DJNZ R2 ,L1 If the system's crystal oscillator is 6MHZ, how long will this delay program last? Is it like this: 1/6MHZ*250*250=0.104(S) or so...; eeleader MCU

Intel tolapai network problem under vxworks6.6: Hello everyone, has anyone worked on Tolapai, an Intel SoC processor, with VxWorks 6.6? I have a problem, the network is working fine under WinXP, but not under VxWorks. Please give me some advice. Th...; emailli Real-time operating system RTOS

How to Identify and Get Rid of Losers in a Relationship (Reprinted): Most relationships start out sweet and polite. During the initial "honeymoon" phase of a relationship, it's hard to tell what kind of person you're dating. You and your partner are careful, trying to ...; shuangshumei Talking

A preliminary study of k210 - MixNo - graphical programming: MixNoThere are already many development boards for k210 on the market. This time I am honored to be able to review MixNoMixNo has the advantages of low entry barriers, diverse playability, and the abi...; yuguoyu520 Embedded System

Microcontroller Typical Module Design Example Navigation: There are 16 parts in total. Please download and unzip them together....; toby MCU

Classification of sensors: [i=s] This post was last edited by Yishilunhui on 2017-8-18 09:04 [/i] There are many [color=#e53333] classification methods for sensors. The two most commonly used classification methods are: one is ...; 一世轮回 MEMS sensors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components