B25H2S120LPBF datasheet, PDF - EEWORLD Datasheet

B25H2S120LPBF: DescriptionSilicon Controlled Rectifier, 40A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 2 Element, POWER MODULE-6; CategoryAnalog mixed-signal IC Trigger device; File Size202KB，6 Pages; ManufacturerInternational Rectifier （ Infineon ）; Websitehttp://www.irf.com/; Environmental Compliance

Download Datasheet Parametric View All

B25H2S120LPBF Overview

Silicon Controlled Rectifier, 40A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 2 Element, POWER MODULE-6

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	MODULE
package instruction	FLANGE MOUNT, R-PUFM-X6
Contacts	6
Reach Compliance Code	compliant
Is Samacsys	N
Shell connection	ISOLATED
Nominal circuit commutation break time	110 µs
Configuration	SEPARATE, 2 ELEMENTS
Critical rise rate of minimum off-state voltage	300 V/us
Maximum DC gate trigger current	60 mA
Maximum DC gate trigger voltage	2 V
Maximum holding current	100 mA
JESD-30 code	R-PUFM-X6
Number of components	2
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum rms on-state current	40 A
Maximum repetitive peak off-state leakage current	10000 µA
Off-state repetitive peak voltage	1200 V
Repeated peak reverse voltage	1200 V
surface mount	NO
Terminal form	UNSPECIFIED
Terminal location	UPPER
Maximum time at peak reflow temperature	40
Trigger device type	SCR
Base Number Matches	1

How to Establish ModelSim Simulation Environment in XILINX FPGA Development: In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...; eeleader FPGA/CPLD

【SensorTag】the fivth week: Routine analysis: I have studied the routines in the past few days: Since my topic this time is: Computer Bluetooth switch. So I naturally looked at the KEYS routine. Since the routine is all in English, I finally real...; ddllxxrr Wireless Connectivity

DSP from entry to mastery complete collection: The information is good, but it is in English....; a20061475 DSP and ARM Processors

Ask a question about vxworks config.h file: Why is it that when compiling, adding a component only requires #define INCLUDE_XXXX? Where are these components stored and how are they added to the kernel?...; ldw3 Real-time operating system RTOS

Output distortion of the instrument amplifier with three op amps: The schematic diagram is shown in Figure 1, where J2 is the signal input.Figure 2 Figure 3 is the waveform of the single-ended ground at J2.Figure 4 is the input waveform at J2, which is a three-value...; 天天1 Analog electronics

Ultraman Zigbee Reading Diary: [b][size=3][color=rgb(51, 51, 51)][font=宋体]I have been engaged in the development of single-chip microcomputers for several years, mainly using the 8051[/font][/color][color=rgb(51, 51, 51)][font=宋体]c...; Jacktang Wireless Connectivity

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components