EEWORLDEEWORLDEEWORLD

Part Number

Search

MC10H103PG

Description
Quad 2−Input OR Gate
Categorylogic    logic   
File Size144KB,6 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Parametric Compare View All

MC10H103PG Online Shopping

Suppliers Part Number Price MOQ In stock  
MC10H103PG - - View Buy Now

MC10H103PG Overview

Quad 2−Input OR Gate

MC10H103PG Parametric

Parameter NameAttribute value
Brand NameON Semiconduc
Is it lead-free?Lead free
MakerON Semiconductor
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Manufacturer packaging code648-08
Reach Compliance Codecompli
Factory Lead Time1 week
Other featuresCOMPLEMENTARY O/P FOR 1 FUNCTION
series10H
JESD-30 codeR-PDIP-T16
JESD-609 codee3
length19.175 mm
Logic integrated circuit typeOR GATE
Number of functions4
Number of entries2
Number of terminals16
Maximum operating temperature75 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingRAIL
Peak Reflow Temperature (Celsius)260
Prop。Delay @ Nom-Su1.45 ns
propagation delay (tpd)1.3 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height4.44 mm
surface mountNO
technologyECL
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceTin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width7.62 mm
MC10H103
Quad 2−Input OR Gate
Description
The MC10H103 is a quad 2−input OR gate. The MC10H103
provides one gate with OR/NOR outputs. This MECL 10H™ part is a
functional/pinout duplication of the standard MECL 10K™ family
part, with 100% improvement in propagation delay, and no increases
in power− supply current.
Features
http://onsemi.com
MARKING DIAGRAMS*
16
MC10H103L
AWLYYWW
CDIP−16
L SUFFIX
CASE 620A
1
Propagation Delay, 1.0 ns Typical
Power Dissipation 25 mW/Gate (same as MECL 10K)
Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range)
Voltage Compensated
MECL 10K Compatible
Pb−Free Packages are Available*
16
16
1
PDIP−16
P SUFFIX
CASE 648
1
MC10H103P
AWLYYWWG
10H103
ALYWG
SOEIAJ−16
CASE 966
1 20
20 1
PLLC−20
FN SUFFIX
CASE 775
A
WL, L
YY, Y
WW, W
G
10H103G
AWLYYWW
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
*For additional marking information, refer to
Application Note AND8002/D.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
©
Semiconductor Components Industries, LLC, 2006
February, 2006
Rev. 7
1
Publication Order Number:
MC10H103/D

MC10H103PG Related Products

MC10H103PG MC10H103M MC10H103FNR2G MC10H103FNG MC10H103
Description Quad 2−Input OR Gate Quad 2−Input OR Gate Quad 2−Input OR Gate Quad 2−Input OR Gate Quad 2−Input OR Gate
Maker ON Semiconductor ON Semiconductor ON Semiconductor ON Semiconductor -
Parts packaging code DIP SOIC QLCC QLCC -
package instruction DIP, DIP16,.3 EIAJ, SO-16 LEAD FREE, PLASTIC, LCC-20 QCCJ, LDCC20,.4SQ -
Contacts 16 16 20 20 -
Reach Compliance Code compli unknow unknow compli -
Other features COMPLEMENTARY O/P FOR 1 FUNCTION - COMPLEMENTARY O/P FOR 1 FUNCTION COMPLEMENTARY O/P FOR 1 FUNCTION -
series 10H 10H 10H 10H -
JESD-30 code R-PDIP-T16 R-PDSO-G16 S-PQCC-J20 S-PQCC-J20 -
JESD-609 code e3 e4 e3 e3 -
length 19.175 mm 10.2 mm 8.965 mm 8.965 mm -
Logic integrated circuit type OR GATE OR GATE OR GATE OR GATE -
Number of functions 4 4 4 4 -
Number of entries 2 2 2 2 -
Number of terminals 16 16 20 20 -
Maximum operating temperature 75 °C 75 °C 75 °C 75 °C -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code DIP SOP QCCJ QCCJ -
Encapsulate equivalent code DIP16,.3 SOP16,.3 LDCC20,.4SQ LDCC20,.4SQ -
Package shape RECTANGULAR RECTANGULAR SQUARE SQUARE -
Package form IN-LINE SMALL OUTLINE CHIP CARRIER CHIP CARRIER -
method of packing RAIL RAIL TR RAIL -
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED 260 260 -
Prop。Delay @ Nom-Su 1.45 ns 1.45 ns 1.45 ns 1.45 ns -
propagation delay (tpd) 1.3 ns 1.3 ns 1.3 ns 1.3 ns -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified -
Schmitt trigger NO NO NO NO -
Maximum seat height 4.44 mm 2.05 mm 4.57 mm 4.57 mm -
surface mount NO YES YES YES -
technology ECL ECL ECL ECL -
Temperature level COMMERCIAL EXTENDED COMMERCIAL EXTENDED COMMERCIAL EXTENDED COMMERCIAL EXTENDED -
Terminal surface Tin (Sn) Nickel/Palladium/Gold (Ni/Pd/Au) Tin (Sn) Tin (Sn) -
Terminal form THROUGH-HOLE GULL WING J BEND J BEND -
Terminal pitch 2.54 mm 1.27 mm 1.27 mm 1.27 mm -
Terminal location DUAL DUAL QUAD QUAD -
Maximum time at peak reflow temperature 40 NOT SPECIFIED 40 40 -
width 7.62 mm 5.275 mm 8.965 mm 8.965 mm -
Is it Rohs certified? - conform to conform to conform to -

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 400  428  2388  108  2168  9  49  3  44  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号