D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
MC9S12XEP100
Reference Manual
Covers MC9S12XE Family
HCS12X
Microcontrollers
MC9S12XEP100RMV1
Rev. 1.13
11/2007
freescale.com
To provide the most up-to-date information, the document revision on the World Wide Web is the most
current. A printed copy may be an earlier revision. To verify you have the latest information available, refer
to: http://freescale.com/
This document contains information for the complete S12XE-Family and thus includes a set of separate
flash (FTM) module sections to cover the whole family. A full list of family members and options is
included in the appendices.
This document contains information for all constituent modules, with the exception of the S12X CPU. For
S12X CPU information please refer to the CPU S12 Reference Manual Version 2 .
Revision History
Date
Revision
Level
Description
EPROT/FPROT configuration field locations changed !!
Various electricals updated following characterization
Revised PIM section : corrected ATD pin mapping
Revised INT section : software interrupt priorities changed
Revised DBG section: NDB functionality, simultaneous arm and disarm
Revised SEC section : added disclaimer, corrected backdoor key text
Revised SPI section: typo fixes only
Revised TIM section : removed redundant table, corrected bit name
Revised FTM section: Updated security description.
FTM timing parameter section enhanced
Added temperature sensor
CDM ESD specification enhanced
Derivative table corrected (one IIC in 112 LQFP)
API accuracy updated
Added FTM sections for smaller derivatives
Added XQ512 thermal parameters
Updated NVM parameter section
Corrected derivative table
Corrected illegal access reset text
Updated pin input leakage spec.
Updated NVM P-flash data retention spec.
Corrected IIC register bit names and FCTL reference.
Added further input leakage specification parameters
Corrected VDDA to VDDX diode spec.
Updated FTM sections
Corrected SPI register names in register listing. Corrected typos.
Added PARTIDs
Corrected TIM availability entries in derivative Table D-2
Added alternative 80QFP S12XEA256 option
Enhanced Termperature Sensor configuration description
XEG128 derivative changed from one 128K array to two 64K arrays
May, 2007
1.07
Jun, 2007
1.08
Jul, 2007
1.09
Aug, 2007
1.10
Sep, 2007
1.11
Oct, 2007
Nov, 2007
1.12
1.13
Chapter 1
Chapter 2
Chapter 3
Chapter 4
Chapter 5
Chapter 6
Chapter 7
Chapter 8
Chapter 9
Chapter 10
Chapter 11
Chapter 12
Chapter 13
Chapter 14
Chapter 15
Chapter 16
Chapter 17
Chapter 18
Chapter 19
Chapter 20
Chapter 21
Chapter 22
Chapter 23
Chapter 24
Chapter 25
Device Overview MC9S12XE-Family. . . . . . . . . . . . . . . . . . . . . 25
Port Integration Module (S12XEPIMV1) . . . . . . . . . . . . . . . . . . 85
Memory Mapping Control (S12XMMCV4) . . . . . . . . . . . . . . . 183
Memory Protection Unit (S12XMPUV1) . . . . . . . . . . . . . . . . . 225
External Bus Interface (S12XEBIV4) . . . . . . . . . . . . . . . . . . . . 239
Interrupt (S12XINTV2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
Background Debug Module (S12XBDMV2) . . . . . . . . . . . . . . 277
S12X Debug (S12XDBGV3) Module . . . . . . . . . . . . . . . . . . . . 303
Security (S12XE9SECV2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 347
XGATE (S12XGATEV3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353
S12XE Clocks and Reset Generator (S12XECRGV1) . . . . . . 475
Pierce Oscillator (S12XOSCLCPV2) . . . . . . . . . . . . . . . . . . . . 509
Analog-to-Digital Converter (ADC12B16CV1) . . . . . . . . . . . . 513
Enhanced Capture Timer (ECT16B8CV3). . . . . . . . . . . . . . . . 539
Inter-Integrated Circuit (IICV3) . . . . . . . . . . . . . . . . . . . . . . . . 593
Scalable Controller Area Network (S12MSCANV3) . . . . . . . . 622
Periodic Interrupt Timer (S12PIT24B8CV2) . . . . . . . . . . . . . . 679
Periodic Interrupt Timer (S12PIT24B4CV2) . . . . . . . . . . . . . . 699
Pulse-Width Modulator (S12PWM8B8CV1) . . . . . . . . . . . . . . 715
Serial Communication Interface (S12SCIV5) . . . . . . . . . . . . . 747
Serial Peripheral Interface (S12SPIV5) . . . . . . . . . . . . . . . . . . 785
Timer Module (TIM16B8CV2) . . . . . . . . . . . . . . . . . . . . . . . . . 815
Voltage Regulator (S12VREGL3V3V1) . . . . . . . . . . . . . . . . . . 843
128 KByte Flash Module (S12XFTM128K2V1) . . . . . . . . . . . . 861
256 KByte Flash Module (S12XFTM256K2V1) . . . . . . . . . . . . 931
MC9S12XE-Family Reference Manual , Rev. 1.13
Freescale Semiconductor
3
Chapter 26
Chapter 27
Chapter 28
Chapter 29
384 Kbyte Flash Module (S12XFTM384K2V1) . . . . . . . . . . . 1003
512 KByte Flash Module (S12XFTM512K3V1) . . . . . . . . . . . 1073
768 KByteFlash Module (S12XFTM768K4V1). . . . . . . . . . . . 1145
1024 KByte Flash Module (S12XFTM1024K5V2) . . . . . . . . . 1215
Appendix A Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . 1287
Appendix B Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1344
Appendix C PCB Layout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1349
Appendix D Derivative Differences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1354
Appendix E Detailed Register Address Map. . . . . . . . . . . . . . . . . . . . . . . 1357
Appendix F Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1407
MC9S12XE-Family Reference Manual , Rev. 1.13
4
Freescale Semiconductor