EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LM3450MT/NOPB

Description
IC LED DISPLAY DRIVER, PDSO16, TSSOP-16, Display Driver
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size2MB,31 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Environmental Compliance
Stay tuned Parametric Compare

LM3450MT/NOPB Overview

IC LED DISPLAY DRIVER, PDSO16, TSSOP-16, Display Driver

LM3450MT/NOPB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionSSOP,
Reach Compliance Codecompliant
ECCN codeEAR99
Interface integrated circuit typeLED DISPLAY DRIVER
JESD-30 codeR-PDSO-G16
JESD-609 codee3
length5 mm
Humidity sensitivity level1
Multiplex display functionNO
Number of functions1
Number of segments1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Maximum supply voltage20 V
Minimum supply voltage8.5 V
Nominal supply voltage14 V
surface mountYES
Temperature levelAUTOMOTIVE
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width4.4 mm
Base Number Matches1

LM3450MT/NOPB Related Products

LM3450MT/NOPB LM3450AMTX/NOPB LM3450AMT/NOPB LM3450MTX/NOPB
Description IC LED DISPLAY DRIVER, PDSO16, TSSOP-16, Display Driver IC LED DISPLAY DRIVER, PDSO16, TSSOP-16, Display Driver IC LED DISPLAY DRIVER, PDSO16, TSSOP-16, Display Driver IC LED DISPLAY DRIVER, PDSO16, TSSOP-16, Display Driver
Is it Rohs certified? conform to conform to conform to conform to
package instruction SSOP, SSOP, SSOP, SSOP,
Reach Compliance Code compliant unknown unknown compliant
ECCN code EAR99 EAR99 EAR99 EAR99
Interface integrated circuit type LED DISPLAY DRIVER LED DISPLAY DRIVER LED DISPLAY DRIVER LED DISPLAY DRIVER
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
length 5 mm 5 mm 5 mm 5 mm
Multiplex display function NO NO NO NO
Number of functions 1 1 1 1
Number of segments 1 1 1 1
Number of terminals 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP SSOP SSOP SSOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED NOT SPECIFIED 260
Maximum supply voltage 20 V 20 V 20 V 20 V
Minimum supply voltage 8.5 V 8.5 V 8.5 V 8.5 V
Nominal supply voltage 14 V 14 V 14 V 14 V
surface mount YES YES YES YES
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 4.4 mm 4.4 mm 4.4 mm 4.4 mm
Base Number Matches 1 1 1 1
[ESP32 Learning_1] The first ESP32-S3 example - hello_world
[i=s]This post was last edited by mars4zhu on 2022-7-16 20:00[/i]The first ESP32-S3 example - hello_worldCompile and runFollowing the step-by-step instructions in the document, execute the following c...
mars4zhu DigiKey Technology Zone
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator
[align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...
芯航线跑堂 FPGA/CPLD
What to do after wince starts and initializes FLASH?
Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...
xfzhaoyong Embedded System
Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing
Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...
何事西风悲画扇 FPGA/CPLD
EMIF SDRAM Addressing
[size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...
YXQWXN DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1797  749  460  346  2884  37  16  10  7  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号