EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC4052D/T3

Description
IC 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16, 3.90 MM, MS-012AC, SOT-109-1, PLASTIC, SOP-16, Multiplexer or Switch
CategoryAnalog mixed-signal IC    The signal circuit   
File Size162KB,26 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance  
Download Datasheet Parametric View All

74HC4052D/T3 Overview

IC 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16, 3.90 MM, MS-012AC, SOT-109-1, PLASTIC, SOP-16, Multiplexer or Switch

74HC4052D/T3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codeunknown
Analog Integrated Circuits - Other TypesDIFFERENTIAL MULTIPLEXER
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length9.9 mm
Humidity sensitivity level1
Maximum negative supply voltage (Vsup)-5 V
Negative supply voltage minimum (Vsup)-1 V
Nominal Negative Supply Voltage (Vsup)-4.5 V
Number of channels4
Number of functions1
Number of terminals16
Nominal off-state isolation50 dB
On-state resistance matching specifications6 Ω
Maximum on-state resistance (Ron)195 Ω
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5 V
Minimum supply voltage (Vsup)1 V
Nominal supply voltage (Vsup)4.5 V
surface mountYES
Maximum disconnect time57 ns
Maximum connection time69 ns
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
Base Number Matches1
74HC4052; 74HCT4052
Dual 4-channel analog multiplexer/demultiplexer
Rev. 05 — 5 May 2008
Product data sheet
1. General description
The 74HC4052; 74HCT4052 is a high-speed Si-gate CMOS device and is pin compatible
with the HEF4052B. The device is specified in compliance with JEDEC standard no. 7A.
The 74HC4052; 74HCT4052 is a dual 4-channel analog multiplexer/demultiplexer with
common select logic. Each multiplexer has four independent inputs/outputs (pins nY0 to
nY3) and a common input/output (pin nZ). The common channel select logics include two
digital select inputs (pins S0 and S1) and an active LOW enable input (pin E). When
pin E = LOW, one of the four switches is selected (low-impedance ON-state) with pins S0
and S1. When pin E = HIGH, all switches are in the high-impedance OFF-state,
independent of pins S0 and S1.
V
CC
and GND are the supply voltage pins for the digital control inputs (pins S0, S1 and E).
The V
CC
to GND ranges are 2.0 V to 10.0 V for the 74HC4052 and 4.5 V to 5.5 V for the
74HCT4052. The analog inputs/outputs (pins nY0 to nY3 and nZ) can swing between V
CC
as a positive limit and V
EE
as a negative limit. V
CC
V
EE
may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, V
EE
is connected to GND (typically
ground).
2. Features
I
Wide analog input voltage range from
−5
V to +5 V
I
Low ON resistance:
N
80
(typical) at V
CC
V
EE
= 4.5 V
N
70
(typical) at V
CC
V
EE
= 6.0 V
N
60
(typical) at V
CC
V
EE
= 9.0 V
I
Logic level translation: to enable 5 V logic to communicate with
±5
V analog signals
I
Typical ‘break before make’ built-in
I
Complies with JEDEC standard no. 7A
I
ElectroStatic Discharge (ESD) protection:
N
Human Body Model (HBM) EIA/JESD22-A114E exceeds 2000 V
N
Machine Model (MM) EIA/JESD22-A115-A exceeds 200 V
I
Specified from
−40 °C
to +85
°C
and
−40 °C
to +125
°C
3. Applications
I
Analog multiplexing and demultiplexing
I
Digital multiplexing and demultiplexing
I
Signal gating
Address offset when data width changes
For example, a CPU with a 32-bit data port wants to ask: I use 16-bit and 32-bit methods to access the device , what should I do with A0? When using an arm CPU, for example, when connecting a 16-bit p...
dianzijie5 ARM Technology
Introduction to VHDL language and related syntax
VHDL language introduction and related syntax are suitable for beginners. It provides a comprehensive introduction to VHDL syntax and related examples....
gz475514589 FPGA/CPLD
What is the principle of selecting ADC frequency division factor?
These are ADPS2 ADPS1 ADPS0....
turbogears Microchip MCU
"Time Slice Polling tpOS v2.00" is released on the entire network for the first time (absolutely shocking) 2016-02-03 Update
[i=s] This post was last edited by zhaojun_xf on 2016-2-3 15:32 [/i] [align=center] [size=6][color=#ff8c00]Overview[/color][/size][/align] I have previously published some of my own topics on applicat...
zhaojun_xf stm32/stm8
C2000 CLA debugging and analysis
The following example uses the cla_asin project in the following path to illustrate the relevant precautions for CLA debugging and analysis. C2000Ware_3_02_00_00\device_support\f2837xd\examples\cpu1\c...
fish001 Microcontroller MCU
ARM interrupt principle, misunderstanding of interrupt nesting
A few days ago, a student asked me about ARM interrupt nesting. I found that what I took for granted in my mind was not easy for students to understand. ARM has seven modes. Here we only discuss SVC, ...
leslie ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 73  2863  196  874  1622  2  58  4  18  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号