2200RG1F5IPA3SB datasheet, PDF

2200RG1F5IPA3SB: DescriptionStrain Guage Sensor, Gage, -15Psi Min, 0Psi Max, 0.15%, 0-5V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200RG1F5IPA3SB Overview

Strain Guage Sensor, Gage, -15Psi Min, 0Psi Max, 0.15%, 0-5V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	0V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	0-5V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE
Maximum pressure range
Minimum pressure range	-15 Psi
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/MATE
Base Number Matches	1

Shutdown reminder: Dear experts, we shut down the computer directly through hardware. We want to notify the application before shutting down. How can we do this?...; 目怜心 Embedded System

Can anyone tell me how to increase the digital frequency?: Can anyone tell me how to increase the digital frequency?...; 世界论坛 Integrated technical exchanges

A7153 samples are now available for free application.: A7153 samples are now available for free. Friends who need them can contact Ammicom's agent: Michael Li of Shanghai Youling Electronics Co., Ltd. 18221680288. [[i] This post was last edited by lmq3297...; lmq329778570 RF/Wirelessly

[Review of Arteli Development Board AT32F421] + Final Chapter: Connect the dots and solve projects: As of today, the evaluation of AT32F421 is coming to an end.I know, I didn’t talk about it in depth and spoke in general terms . . . .But if you want to understand a chip, just one word: write codeIn ...; 西点钟灵毓秀 Domestic Chip Exchange

Data Converter FAQs: [i=s]This post was last edited by dontium on 2015-1-23 11:18[/i][align=left][color=#000][font=宋体][size=3]16-bit AD conversion precautions 1. A filter circuit should be added to the signal input end (R...; 模拟IC Energy Infrastructure?

clk_in is 20MHz. I need a 12Mhz signal. Is there any simple way to implement this in Verilog?: RT. I used to learn VHDL. I feel dizzy when I first look at VerilogHDL. I don't know how to solve this problem with VHDL. Can you give me some advice? Or is there any alternative method?...; astwyg FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components