EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81302TT38GE-500I

Description
DDR SRAM, 4MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Categorystorage    storage   
File Size394KB,29 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance  
Download Datasheet Parametric View All

GS81302TT38GE-500I Online Shopping

Suppliers Part Number Price MOQ In stock  
GS81302TT38GE-500I - - View Buy Now

GS81302TT38GE-500I Overview

DDR SRAM, 4MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS81302TT38GE-500I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Factory Lead Time12 weeks
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
JESD-609 codee1
length17 mm
memory density150994944 bit
Memory IC TypeDDR SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4MX36
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
Base Number Matches1
GS81302TT06/11/20/38E-500/450/400/350
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.5 Clock Latency
• Simultaneous Read and Write SigmaDDR
TM
Interface
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 2 Read and Write
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
144Mb SigmaDDR
TM
-II+
Burst of 2 SRAM
500 MHz–350 MHz
1.8 V V
DD
1.8 V or 1.5 V I/O
SRAMs are just one element in a family of low power, low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
Clocking and Addressing Schemes
The GS81302TT06/11/20/38E SigmaDDR-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaDDR-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore, the address field of a
SigmaDDR-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 16M x 8 has an 8M
addressable index).
SigmaDDR-II™ Family Overview
The GS81302TT06/11/20/38E are built in compliance with the
SigmaDDR-II+ SRAM pinout standard for Common I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302TT06/11/20/38E SigmaDDR-II+
Parameter Synopsis
-500
tKHKH
tKHQV
2.0 ns
0.45 ns
-450
2.2 ns
0.45 ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
Rev: 1.00b 11/2011
1/29
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
NXP KW41Z Creative Collection Contest Interactive Post
[align=left][font=微软雅黑][b]Related activities: [/b][url=https://www.eeworld.com.cn/huodong/201611_NXPKW41ZActivity1/index.html] NXP KW41Z Creative Collection Contest with Prizes is coming. [/url][/font...
EEWORLD社区 NXP MCU
This is a small program. Please help me. I am a beginner.
module led(clk,led); input clk;//clock 50M output[7:0] led; reg[7:0] led; reg[3:0] num; reg[24:0] counter; reg[7:0] temp [7:0]; initial begin led=8'b1111_1111;//8 LEDs are all off at the moment of pow...
woaizhudi FPGA/CPLD
Reprinted Perpetual Calendar_Infrared_PS2 Keyboard
[[i] This post was last edited by tsb00 on 2009-3-22 13:36[/i]]...
tsb00 MCU
Weekly plan + electricity meter
I am glad to have this opportunity to participate in the event...
billjing Renesas Electronics MCUs
Touch screen timing interruption problem
In the touch screen driver, there is a timer interrupt, which is the logical interrupt gIntrTouchChanged. I don't understand 1. I have seen many timers using TIMER3. Is it necessary to use TIMER3? If ...
smnh1 Embedded System
PIC Microcontroller C Language Programming Guide for Beginners
PIC microcontroller C language programming guide for beginners....
liuwenliang2012 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1619  2449  2633  1389  743  33  50  54  28  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号