EEWORLDEEWORLDEEWORLD

Part Number

Search

M83471FM1

Description
Thick Film Low Profile SIP Conformal Coated Resistor Networks
File Size49KB,4 Pages
ManufacturerBITECH
Websitehttp://www.bitechnologies.com/
Download Datasheet View All

M83471FM1 Overview

Thick Film Low Profile SIP Conformal Coated Resistor Networks

MODEL M SERIES
Thick Film
Low Profile SIP
Conformal Coated
Resistor Networks
ELECTRICAL
Standard Resistance Range, Ohms
Standard Resistance Tolerance, at 25°C
Operating Temperature Range
Temperature Coefficient of Resistance
Temperature Coefficient of Resistance Tracking
Maximum Operating Voltage
Insulation Resistance, Minimum
ENVIRONMENTAL
22 to 1Meg
±2% (G Tol.)
Optional: ±1% (F Tol.), ±5% (J Tol.)
-55°C to +125°C
±200ppm/°C
±50ppm/°C
100Vdc or
√PR
10,000 Megohms
4
Thermal Shock plus Power Conditioning
Short Time Overload
Terminal Strength
Moisture Resistance
Mechanical Shock
Vibration Shock
Low Temperature Storage
High Temperature Exposure
Load Life, 1,000 Hours
Resistance to Solder Heat (Per MIL-STD-202, Method 210, Cond.B)
Dielectric Withstanding Voltage
Marking Permanency
Lead Solderability
Flammability
Storage Temperature Range
Specifications subject to change without notice.
∆R
0.50%
∆R
0.25%
∆R
0.25%
∆R
0.50%
∆R
0.25%
∆R
0.25%
∆R
0.25%
∆R
0.50%
∆R
1.00%
∆R
0.25%
100V for 1 minute
per MIL-STD-202, Method 215
per MIL-STD-202, Method 208
UL-94V-O Rated
-55°C to +150°C
4-49
Model M Series
About the application of FreeRTOS and its porting on MSP430
I wanted to study FreeRTOS recently, so I downloaded the 7.1.1 version of the kernel. After compiling the MSP430-related code with IAR, it ran well on the MSP430f149 (the LED flashed happily ~ other f...
witant Microcontroller MCU
Altera PCIe IP Core Development
I have studied it for a long time, but I can't figure it out. Has anyone used Altera's PCIe IP core? ? ? Urgent! ! ! Thank you! ! ! Please help me......
wlh_yuer FPGA/CPLD
Gag FreeRTOS\PWM
Be nice to your own board in the future. No one knows what it will experience after leaving you. I squeezed out some time these two days to port FreeRTOS. It's just a joke without too many details.The...
908508455a GD32 MCU
Altera DDR2 IP usage issues
The Altera DDR2 IP is used on Cyclone III. What is the I/O level of its CLK? SSTL or differential SSTL? Also, does anyone have a successful use case? !...
eeleader FPGA/CPLD
[Liquid Level Sensor Evaluation] LED Liquid Level Indicator
[i=s]This post was last edited by jinglixixi on 2021-9-8 23:48[/i]In addition to using digital tubes to display the value of analog quantities, it is more intuitive to use LED modules to indicate the ...
jinglixixi Sensor
Software burning problem
When programming FPGA, an error message like "can't recognize silicon ID for device1" appears. What's going on? ? I searched online but still don't understand. Please help! ! !...
xxhhzz FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2650  1242  2674  2585  56  54  25  53  2  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号