EEWORLDEEWORLDEEWORLD

Part Number

Search

A-76-81

Description
Active Delay Line, 1-Func, 5-Tap, True Output
Categorylogic    logic   
File Size89KB,1 Pages
ManufacturerSIXNET
Websitehttp://www.sixnet.com/index.cfm
Download Datasheet Parametric View All

A-76-81 Overview

Active Delay Line, 1-Func, 5-Tap, True Output

A-76-81 Parametric

Parameter NameAttribute value
package instructionDIP, DIP8/14,.3
Reach Compliance Codeunknown
JESD-30 codeR-XDIP-T8
Load capacitance (CL)10 pF
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeDIP
Encapsulate equivalent codeDIP8/14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
programmable delay lineNO
Prop。Delay @ Nom-Sup25 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)25 ns
width7.62 mm
Base Number Matches1
Windows Mobile adds voice reading extension for SMS - How to get SMS receiving information
I have implemented the voice reading function here. Now I need to add this extension to SMS, that is, when receiving SMS, the content of the SMS will be read out immediately. Question: Windows Mobile ...
chenxb19831118 Embedded System
IAR for msp430 v6.3 cannot open the SDK routine of cc3200
[size=5]I downloaded the SDK and IAR from the link under CC3200 on TI's official website, but IAR cannot open the simple.eww file in the SDK. The first time I opened it, it showed Unable to create con...
akg Microcontroller MCU
EEWORLD University ---- RT-thread online training
RT-thread online training : https://training.eeworld.com.cn/course/4415RT-Thread is an open source real-time operating system (license GPLv2) mainly developed by the Chinese open source community. The...
老白菜 MCU
Why is this frequency divider program wrong?
--Divide the 1khz standard signal std_clk into CE outputs with a period of 2 seconds and a duty cycle of 50% LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY freq_division_1 ISPORT(std_clk,reset:IN S...
eeleader FPGA/CPLD
Selection
[i=s] This post was last edited by dontium on 2015-1-23 13:35 [/i] I am currently working on an application of 10-channel AD acquisition and 40-channel PWM output.Is it feasible to use the DSP+FPGA so...
Hellenlee Analogue and Mixed Signal
Take a moment to relax, fun is coming to you!
Share some double-talk jokes of the Tea Garden group. You can download and unzip them to play....
zcgzanne Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 912  5  966  1697  608  19  1  20  35  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号