EEWORLDEEWORLDEEWORLD

Part Number

Search

UT9Q512K32E-25SPC

Description
Standard SRAM, 512KX8, 25ns, CMOS, CQFP68, CERAMIC, QFP-68
Categorystorage    storage   
File Size196KB,20 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

UT9Q512K32E-25SPC Overview

Standard SRAM, 512KX8, 25ns, CMOS, CQFP68, CERAMIC, QFP-68

UT9Q512K32E-25SPC Parametric

Parameter NameAttribute value
Parts packaging codeQFP
package instructionQFF,
Contacts68
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time25 ns
JESD-30 codeS-CQFP-F68
JESD-609 codee4
length24.892 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals68
word count524288 words
character code512000
Operating modeASYNCHRONOUS
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height4.8768 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationQUAD
width24.892 mm
Base Number Matches1
Standard Products
UT9Q512K32E 16 Megabit RadTolerant SRAM MCM
Data Sheet
June 28, 2011
FEATURES
25ns maximum (5 volt supply) address access time
Asynchronous operation for compatible with industry
standard 512K x 8 SRAMs
TTL compatible inputs and output levels, three-state
bidirectional data bus
Operational environment:
- Total dose: 50 krads(Si)
- SEL Immune >110 MeV-cm
2
/mg
- LET
TH
(0.25) = >52 MeV-cm
2
/mg
- Saturated Cross Section (cm
2
) per bit, 2.8E-8
- <1.1E-9 errors/bit-day, Adams 90% geosynchronous
heavy ion
Packaging:
- 68-lead dual cavity ceramic quad flatpack (CQFP)
(11.0 grams)
Standard Microcircuit Drawing 5962-01511
- QML Q and Vcompliant part
INTRODUCTION
The UT9Q512K32E RadTol product is a high-performance 2M
byte (16Mbit) CMOS static RAM multi-chip module (MCM),
organized as four individual 524,288 x 8 bit SRAMs with a
common output enable. Memory expansion is provided by an
active LOW chip enable (En), an active LOW output enable (G),
and three-state drivers. This device has a power-down feature
that reduces power consumption by more than 90% when
deselected.
Writing to each memory is accomplished by taking chip enable
(En) input LOW and write enable (Wn) inputs LOW. Data on
the eight I/O pins (DQ
0
through DQ
7
) is then written into the
location specified on the address pins (A
0
through A
18
). Reading
from the device is accomplished by taking chip enable (En) and
output enable (G) LOW while forcing write enable (Wn) HIGH.
Under these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
The input/output pins are placed in a high impedance state when
the device is deselected (En HIGH), the outputs are disabled (G
HIGH), or during a write operation (En LOW and Wn LOW).
Perform 8, 16, 24 or 32 bit accesses by making Wn along with
En a common input to any combination of the discrete memory
die.
E3
A(18:0)
G
W3
E2
W2
E1
W1
W0
E0
512K x 8
512K x 8
512K x 8
512K x 8
DQ(31:24)
or
DQ3(7:0)
DQ(23:16)
or
DQ2(7:0)
DQ(15:8)
or
DQ1(7:0)
DQ(7:0)
or
DQ0(7:0)
Figure 1. UT9Q512K32E SRAM Block Diagram
1
EE-FPGA-V1.0 welding and debugging notes upload
The welding and debugging of EE-FPGA-V1.0 is finally completed today. I quickly come here to share my experience. welding 1. According to the BOM provided by moderator chenzhufly , the purchased origi...
happy_xu00 FPGA/CPLD
How to add timer interrupt and port interrupt in zigbee protocol stack
I want to collect pulse signals, use port interrupt counting, and timer interrupt reading, but I don't know how to add code to the protocol stack. Please give me some advice....
zhaoping1228 RF/Wirelessly
I also received a gift
A speaker with an alarm clock. Very delicately made. I particularly like the alarm clock. The font is very large and can be read clearly at night without turning on the light. It fits perfectly next t...
zhdphao NXP MCU
Visit to the Renesas Cup 2015 National Undergraduate Electronic Design Competition
The Renesas Cup 2015 National Undergraduate Electronic Design Competition officially started at 8:00 this morning in 31 competition areas across the country and will officially end at 8:00 pm on Augus...
eric_wang Electronics Design Contest
Database issues
In vc6.0, when using ado to access the database, you need to add msado15.dll. So when accessing the database based on a smart device in vs2005, which libraries and header files should be added? Does a...
hbsunny78 Embedded System
What is the function of connecting a follower resistor?
What is the role of connecting a resistor to a follower? What is the difference between connecting a resistor and not connecting a resistor?...
提拉米苏 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 351  293  1467  473  2832  8  6  30  10  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号