N74LV273PWDH datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> N74LV273PWDH

N74LV273PWDH: DescriptionIC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch; Categorylogic logic; File Size230KB，14 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

N74LV273PWDH Overview

IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch

N74LV273PWDH Parametric

Parameter Name	Attribute value
package instruction	TSSOP,
Reach Compliance Code	unknown
series	LV/LV-A/LVX/H
JESD-30 code	R-PDSO-G20
length	6.5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	24 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	4.4 mm
minfmax	20 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

N74LV273PWDH Related Products

	N74LV273PWDH	N74LV273PW-T	N74LV273D-T	N74LV273DB-T	N74LV273PWDH-T	N74LV273D	N74LV273DB	N74LV273PW	N74LV273N
Description	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20, FF/Latch
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
series	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDIP-T20
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	8	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20	20	20	20
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	SOP	SSOP	TSSOP	SOP	SSOP	TSSOP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	IN-LINE
propagation delay (tpd)	24 ns	24 ns	24 ns	24 ns	24 ns	24 ns	24 ns	24 ns	24 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1 V	1 V	1 V	1 V	1 V	1 V	1 V	1 V	1 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	THROUGH-HOLE
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
minfmax	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz
package instruction	TSSOP,	TSSOP,	SOP,	SSOP,	TSSOP,	SOP,	SSOP,	TSSOP,	-
length	6.5 mm	6.5 mm	12.8 mm	7.2 mm	6.5 mm	12.8 mm	7.2 mm	6.5 mm	-
Maximum seat height	1.1 mm	1.1 mm	2.65 mm	2 mm	1.1 mm	2.65 mm	2 mm	1.1 mm	-
Terminal pitch	0.65 mm	0.65 mm	1.27 mm	0.65 mm	0.65 mm	1.27 mm	0.65 mm	0.65 mm	-
width	4.4 mm	4.4 mm	7.5 mm	5.3 mm	4.4 mm	7.5 mm	5.3 mm	4.4 mm	-
Base Number Matches	1	1	1	1	1	-	-	-	-
Maker	-	NXP	NXP	NXP	-	NXP	NXP	NXP	NXP

Recommended Resources

One-way operation energy consumption braking circuit 6

60 watt laptop battery charger circuit

Constant current battery charger

RTS758 circuit

Oscilloscope tube final amplifier circuit

Computer motherboard circuit diagram 815 1_32

Take a look: What a 5000-foot keyboard looks like: ...; 小娜 Mobile and portable

A more detailed introduction to the digital backend process: Digital backend processes 1. Data preparation. For CDN's Silicon Ensemble, the data required for back-end design mainly include the library files of standard cells, macro cells and I/O Pads provided b...; ruopu PCB Design

Application of Verilog HDL Language in FPGA/CPLD Development: [b]Abstract[/b]: Through design examples, the method of using Verilog HDL language to develop FPGA/CPLD is introduced in detail, and the superiority of using Verilog HDL language is shown by comparing...; songrisi FPGA/CPLD

If you are concerned about the safety of lithium batteries and polymer batteries, please take a look: [i=s] This post was last edited by qwqwqw2088 on 2016-8-18 09:07 [/i] [font=宋体][color=black][backcolor=white] There is no need to say much about the contents of lithium-ion and lithium-polymer batteri...; qwqwqw2088 Analogue and Mixed Signal

Idle Xilinx FPGA development board: A lot of idle boards are for sale [url]http://shop117037878.taobao.com/[/url] You can go to the store to have a look [img]http://www.eeboard.com/bbs/data/attachment/forum/201604/11/023940x79fx97wx9tlc...; PENGSHIFANG Buy&Sell

uint16 and unsigned int issues: In modular programming, define a function void LedDisplay(uint16 pBuff[]) in the .c file.Then declare this function in the .h file extern void LedDisplay(uint16 pBuff[]);uint16 is defined in a header ...; wangdabo Programming Basics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components