MC88915TFN70 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC88915TFN70

MC88915TFN70: DescriptionPLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28; Categorylogic logic; File Size350KB，19 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

MC88915TFN70 Overview

PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28

MC88915TFN70 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	QLCC
package instruction	QCCJ, LDCC28,.5SQ
Contacts	28
Reach Compliance Code	not_compliant
Other features	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK O/PS; O/P FREQUENCY RATIOS ARE 0.5F/1.0F/2.0F
series	88915
Input adjustment	MUX
JESD-30 code	S-PQCC-J28
JESD-609 code	e0
length	11.505 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.036 A
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs	1
Number of terminals	28
Actual output times	7
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC28,.5SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.75 ns
Maximum seat height	4.57 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	11.505 mm
minfmax	70 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

Low Skew CMOS PLL Clock Drivers, 3-State

55, 70, 100, 133, and 160 MHz Versions

MC88915T

The MC88915T Clock Driver utilizes phase-locked loop (PLL) technology to

lock its low skew outputs frequencies and phase onto an input reference clock. It

is designed to provide clock distribution for high performance PCs and

workstations. For a 3.3 V version, see the MC88LV915T data sheet.

The PLL allows the high current, low skew outputs to lock onto a single clock

input and distribute it to multiple components on a board. The PLL also allows

the MC88915T to multiply a low frequency input clock and distribute it locally at

a higher (2X) system frequency. Multiple 88915s can lock onto a single reference

clock, ideal for applications when a central system clock must be distributed

synchronously to multiple boards (see

Figure 9).

Five “Q” outputs (Q0–Q4) are provided with less than 500 ps skew between

their rising edges. The Q5 output is inverted (180° phase shift) from the “Q”

outputs. The 2X_Q output runs at twice the “Q” output frequency, while the

Q/2 runs at 1/2 the “Q” frequency.

LOW SKEW CMOS

The VCO is designed to run optimally between 20 MHz and the 2X_Q f

max

PLL CLOCK DRIVER

specification. The wiring diagrams in

Figure 7

detail the different feedback

configurations, creating specific input/output frequency relationships. Possible

frequency ratios of the “Q” outputs to the SYNC input are 2:1, 1:1, and 1:2.

The FREQ_SEL pin provides one bit programmable divide-by in the feedback

path of the PLL. It selects between divide-by-1 and divide-by-2 of the VCO before

its signal reaches the internal clock distribution section of the chip (see

). In most

applications FREQ_SEL should be held high (÷1). If a low frequency reference

FN SUFFIX

clock input is used, holding FREQ_SEL low (÷2) allows the VCO to run in its

28-LEAD PLCC PACKAGE

optimal range (>20 MHz and >40 MHz for the TFN133 version).

CASE 766-02

In normal phase-locked operation the PLL_EN pin is held high. Pulling the

PLL_EN pin low disables the VCO and puts the 88915 in a static “test mode.” In

this mode, there is no frequency limitation on the input clock, necessary for a low

frequency board test environment. The second SYNC input can be used as a test

clock input to further simplify board-level testing (see

APPLICATIONS

INFORMATION FOR ALL VERSIONS on page 12).

EI SUFFIX

Pulling the OE/RST pin low puts the clock outputs 2X_Q, Q0–Q4, Q5, and Q/

28-LEAD PLCC PACKAGE

Pb-FREE PACKAGE

2 into a high impedance state (3-state). After the

CASE 766-02

OE/RST pin goes back high Q0–Q4, Q5, and Q/2 will be reset in the low state,

with 2X_Q being the inverse of the selected SYNC input. Assuming PLL_EN is

low, the outputs will remain reset until the 88915 sees a SYNC input pulse.

A lock indicator output (LOCK) will go high when the loop is in steady-state phase and frequency lock. The LOCK output will

go low if phase-lock is lost, or when the PLL_EN pin is low. The LOCK output will go high no later than 10 ms after the 88915

sees a SYNC signal and full 5.0 V V

MC88915TFN70

MC88915TFN100

MC88915TFN133

MC88915TFN160

MC88915TFN55

Features

•

Five outputs (Q0–Q4) with output-output skew < 500 ps, each being phase and frequency locked to the SYNC input

The phase variation from part-to-part between the SYNC and FEEDBACK inputs is less than 550 ps (derived from the t

specification, defining the part-to-part skew).

Input/output phase-locked frequency ratios of 1:2, 1:1, and 2:1 are available

Input frequency range from 5 MHz – 2X_Q f

max

specification (10 MHz – 2X_Q f

max

for the TFN133 version)

Additional outputs available at 2X and +2 the system “Q” frequency. Also, a Q (180° phase shift) output available

All outputs have ±36 mA drive (equal high and low) at CMOS levels, and can drive either CMOS or TTL inputs. All inputs are

TTL-level compatible. ±88 mA I

specifications guarantee 50

Ω

transmission line switching on the incident edge.

Test mode pin (PLL_EN) provided for low frequency testing. Two selectable CLOCK inputs for test or redundancy purposes.

All outputs can go into high impedance (3-state) for board test purposes.

Lock indicator (LOCK) accuracy indicates a phase-locked state.

28-lead Pb-free package available.

IDT™ / ICS™

CMOS PLL CLOCK DRIVERS

MC88915TREV 7 JULY 10, 2007

MC88915TFN70 Related Products

	MC88915TFN70	MC88915TFN133	MC88915TFN100	MC88915TFN55	MC88915TFN160
Description	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 88915 Series, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	QLCC	QLCC	QLCC	QLCC	QLCC
package instruction	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ
Contacts	28	28	28	28	28
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
Other features	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK O/PS; O/P FREQUENCY RATIOS ARE 0.5F/1.0F/2.0F	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK O/PS; O/P FREQUENCY RATIOS ARE 0.5F/1.0F/2.0F	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK O/PS; O/P FREQUENCY RATIOS ARE 0.5F/1.0F/2.0F	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK O/PS; O/P FREQUENCY RATIOS ARE 0.5F/1.0F/2.0F	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK O/PS; O/P FREQUENCY RATIOS ARE 0.5F/1.0F/2.0F
series	88915	88915	88915	88915	88915
Input adjustment	MUX	MUX	MUX	MUX	MUX
JESD-30 code	S-PQCC-J28	S-PQCC-J28	S-PQCC-J28	S-PQCC-J28	S-PQCC-J28
JESD-609 code	e0	e0	e0	e0	e0
length	11.505 mm	11.505 mm	11.505 mm	11.505 mm	11.505 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.036 A	0.036 A	0.036 A	0.036 A	0.036 A
Humidity sensitivity level	1	1	1	1	1
Number of functions	1	1	1	1	1
Number of inverted outputs	1	1	1	1	1
Number of terminals	28	28	28	28	28
Actual output times	7	7	7	7	7
Maximum operating temperature	70 °C	85 °C	85 °C	85 °C	70 °C
Minimum operating temperature	-	-40 °C	-40 °C	-40 °C	-
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ
Encapsulate equivalent code	LDCC28,.5SQ	LDCC28,.5SQ	LDCC28,.5SQ	LDCC28,.5SQ	LDCC28,.5SQ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225	225	225	225	225
power supply	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.75 ns	0.75 ns	0.75 ns	0.75 ns	0.75 ns
Maximum seat height	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	J BEND	J BEND	J BEND	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30	30
width	11.505 mm	11.505 mm	11.505 mm	11.505 mm	11.505 mm
minfmax	70 MHz	133 MHz	100 MHz	55 MHz	160 MHz
Base Number Matches	1	1	1	1	-

Recommended Resources

Application of battery charge controller MAX2003 03

Ultrasonic humidifier circuit

AC isolated power supply circuit with adjustable output voltage

direction discrimination circuit

Unijunction transistor thyristor timer

DM680l/DM6801A/DM6801B type 3 1/2 digit digital thermometer circuit

I have no idea how to start a homework assignment recently. Please give me some advice!: Assignment content: When ordering food in a restaurant, the waiter usually comes to you and places the order in person. A restaurant asks you to develop a mobile phone ordering system for them, which ...; 白开水 Embedded System

How to use clock interrupt response in the driver? Very urgent~: How to use the clock interrupt response in the driver? Very urgent~ I want to use the timer 4 of ARM2440 to do the clock interrupt response I want to do, how to do it? I have read a lot of information...; cfzhang Embedded System

ADS experience (reposted): I spent some time playing around with ADS and wrote down some tips to help RFIC designer novices spend less time on it. 1. Installation. ADS2001 can only be installed under WIN2K (I haven't tried 98 a...; JasonYoo RF/Wirelessly

MSP430 program cannot be downloaded: Have any of you used the MSP430 f149 chip? I designed a circuit myself and used this chip. It was fine at first. But after using it for a while, I couldn't download the program. I checked the jtag lin...; fuxudong Microcontroller MCU

Is there any low power consumption voltage regulator chip?: Powered by 18650, 3V~4.2V, it needs to be stabilized at 3.3V. However, when not in use, the microcontroller is always in a low-power state of 1uA current. However, the voltage regulator chip 1117 seem...; sky999 Power technology

WinCE6 compile linking error: : I have just started wince6 development and am not familiar with compilation. I have encountered a rather stupid and tricky problem. I hope you can give me some advice. I have written some things in ...; wonitaluck Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components