EEWORLDEEWORLDEEWORLD

Part Number

Search

VK05CFL_03

Description
ELECTRONIC DRIVER FOR CFL APPLICATION
File Size306KB,14 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Compare View All

VK05CFL_03 Overview

ELECTRONIC DRIVER FOR CFL APPLICATION

®
VK05CFL
ELECTRONIC DRIVER FOR CFL APPLICATION
TYPE
VK05CFL
B
V
520 V
I
Crms
0.25A
I
Peak
1.5A
EMITTER SWITCH POWER OUTPUT STAGE
s
INTEGRATED ANTIPARALLEL COLLECTOR
SOURCE DIODE
s
INTEGRATED DIAC FUNCTION
s
NOMINAL WORKING FREQUENCY
SETTABLE BY EXTERNAL CAPACITOR
s
IGNITION FREQUENCY SET BY LOAD
s
SO-8
DESCRIPTION
The VK05CFL is a monolithic device housed in a
standard SO-8 package, made by using
STMicroelectronics proprietary VIPower M3
Technology. This device is intended both for the
low side and the high side driver in half bridge CFL
applications. This means that it is possible to
realize a complete H-bridge by using two
VK05CFL devices: one connected in HSD
configuration and the other connected in LSD
configuration. In the VK05CFL used in HSD
BLOCK DIAGRAM
configuration, the diac pin must be connected to
source pin. Both diac functionality and discharge
circuit for external diac capacitor are integrated.
By an external capacitor it is possible to choose
the nominal working frequency without influence
on the ignition one.
Collector
diac
Diac
sec
osc
R
5Vref
2Vref
+
-
-
+
Source
December 2003
1/14

VK05CFL_03 Related Products

VK05CFL_03 VK05CFL
Description ELECTRONIC DRIVER FOR CFL APPLICATION ELECTRONIC DRIVER FOR CFL APPLICATION
I am a little confused about the configuration circuit of Xilinx FPGA. Please help me~
This is a xinlinx active serial configuration circuit I found on the Internet. In this circuit, the VCCO and VCCJ of the XCF02SVO20C configuration chip on the left are connected to a 3.3V power supply...
dec9527 FPGA/CPLD
pic16f1829 serial port receiving problem, thank you
#include#include#pragma config FOSC = HS // Oscillator Selection (HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins) #pragma config WDTE = OFF unsigned char word; unsign...
QQ群 Microchip MCU
Usage of maxv's CFM and UFM
Can anyone explain in detail how to use the two storage spaces CFM and UFM of maxv?...
sunboy25 FPGA/CPLD
Comparison between Zigbee and other short-range wireless communication technologies
[color=rgb(69, 69, 69)][p=28, null, left]Near-range wireless communication products emerge in an endless stream, and the most widely used ones are Bluetooth, infrared (IrDA) and wireless LAN 802.11 (W...
Jacktang RF/Wirelessly
Download of Siemens e-book "PCB Manufacturing Process - Optimization through Digital Transformation" has started~
Download of Siemens e-book "PCB Manufacturing Process - Optimization through Digital Transformation" has started~Click here to download the e-bookCompetitive advantage in PCB assembly is no longer det...
EEWORLD社区 PCB Design
How are addresses defined in driver programming?
Assume that the address of a Flash is 0x500000. In the .h file, there is a definition like this #define FLASH_ADDR 0x500000. Why can this definition find this address? What is the principle? How is it...
songyue504 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 525  1577  1807  1058  1083  11  32  37  22  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号