530MA736M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MA736M000BG

530MA736M000BG: DescriptionLVPECL Output Clock Oscillator, 736MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA736M000BG Overview

LVPECL Output Clock Oscillator, 736MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA736M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	736 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Digital display electric meter/watt-hour meter circuit diagram using ADE7756

Several trigger circuits using resistor-capacitor phase shifting f

Touch power supply circuit diagram 2 composed of L200

One-way highway tunnel vehicle traffic prompt circuit

555 toy light piano circuit

Computer motherboard circuit diagram 820 2_28

Notes on Foobar2000 APE Splitting: [size=5] APE is one of the most popular digital music file formats. Unlike lossy compression methods such as MP3, APE is a lossless audio compression technology, which means that after you compress th...; Jacktang Microcontroller MCU

DSP/BIOS boot sequence: When the DSP/BIOS application starts, it generally follows the following steps: 1) Initialize DSP: The DSP/BIOS program starts running from the C/C++ environment entry c_int00. For the C6000 platform,...; 灞波儿奔 DSP and ARM Processors

Multi-bin does not start properly, urgent help! Thank you!: 000000 [OAL] InitializeGPIO() [OAL] InitializeCLKSource() [OAL] InitializeCLKGating() [OAL] InitializeBlockPower() 0000000 [OAL] S3C6410_APLL_CLK : 532000000 [OAL] ARMCLK : 532000000 [OAL] HCLK : 1330...; hjklhu Embedded System

Altium Designer BGA routing, how to fan out?: Altium Designer BGA routing, how to fan out? Is there any reference document? Can anyone give me some advice?...; wzp2007 PCB Design

Is there a comparator inside the MSP-EXP430G2231 Launchpad?: As the title says, I personally don’t feel...; ml@mhl Microcontroller MCU

ADS1.2 About the main function file inclusion problem: I would like to ask you a question:Anyone who has used ADS1.2 knows that after adding source files to a new project, when you open the source file again, there will be buttons such as h {} M on the to...; qbknight Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components