The CY7C1061BV33 is a high-performance CMOS Static
RAM organized as 1,048,576 words by 16 bits.
Writing to the device is accomplished by enabling the chip (CE
LOW) while forcing the Write Enable (WE) input LOW. If Byte
Low Enable (BLE) is LOW, then data from I/O pins (I/O
0
through I/O
7
), is written into the location specified on the
address pins (A
0
through A
19
). If Byte High Enable (BHE) is
LOW, then data from I/O pins (I/O
8
through I/O
15
) is written into
the location specified on the address pins (A
0
through A
19
).
Reading from the device is accomplished by enabling the chip
by taking CE LOW while forcing the Output Enable (OE) LOW
and the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is
LOW, then data from the memory location specified by the
address pins will appear on I/O
0
to I/O
7
. If Byte High Enable
(BHE) is LOW, then data from memory will appear on I/O
8
to
I/O
15
. See the truth table at the back of this data sheet for a
complete description of Read and Write modes.
The input/output pins (I/O
0
through I/O
15
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE
are disabled (BHE, BLE HIGH), or during a Write operation
(CE LOW and WE LOW).
The CY7C1061BV33 is available in a 54-pin TSOP II package
with center power and ground (revolutionary) pinout.
Logic Block Diagram
INPUT BUFFER
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
ROW DECODER
SENSE AMPS
1M x 16
ARRAY
4096 x 4096
I/O
0
–I/O
7
I/O
8
–I/O
15
COLUMN
DECODER
A
10
A
11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
A
19
BHE
WE
CE
OE
BLE
Cypress Semiconductor Corporation
Document #: 38-05693 Rev. *A
•
3901 North First Street
•
San Jose
,
CA 95134
•
408-943-2600
Revised January 12, 2005
CY7C1061BV33
Selection Guide
-8
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
Commercial
Industrial
Commercial/Industrial
54-pin TSOP II (Top View)
8
300
300
50
-10
10
275
275
50
-12
12
260
260
50
mA
Unit
ns
mA
Pin Configurations
[1,2]
I/O
12
V
CC
I/O
13
I/O
14
V
SS
I/O
15
A
4
A
3
A
2
A
1
A
0
BHE
CE
V
CC
WE
DNU / V
CC
A
19
A
18
A
17
A
16
A
15
I/O
0
V
CC
I/O
1
I/O
2
V
SS
I/O
3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
I/O
11
V
SS
I/O
10
I/O
9
V
CC
I/O
8
A
5
A
6
A
7
A
8
A
9
NC
OE
V
SS
DNU / V
SS
BLE
A
10
A
11
A
12
A
13
A
14
I/O
7
V
SS
I/O
6
I/O
5
V
CC
I/O
4
Notes:
1. DNU / V
CC
Pin (#16) has to be left floating or connected to V
CC
and DNU / V
SS
Pin (#40) has to be left floating or connected to V
SS
to ensure proper application.
2. NC – No Connect Pins are not connected to the die.
Document #: 38-05693 Rev. *A
Page 2 of 10
CY7C1061BV33
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ................................. –65°C to +150°C
Ambient Temperature with
Power Applied............................................. –55°C to +125°C
Supply Voltage on V
CC
to Relative GND
[3]
.... –0.5V to +4.6V
DC Voltage Applied to Outputs
in High-Z State
[3]
.................................... –0.5V to V
CC
+ 0.5V
DC Input Voltage
[3]
................................ –0.5V to V
CC
+ 0.5V
Current into Outputs (LOW)......................................... 20 mA
Operating Range
Range
Commercial
Industrial
Ambient Temperature
0°C to +70°C
–40°C to +85°C
V
CC
3.3V
±
0.3V
DC Electrical Characteristics
Over the Operating Range
-8
Parameter
V
OH
V
OL
V
IH
V
IL
I
IX
I
OZ
I
CC
I
SB1
Description
Output HIGH Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
[3]
Input Load Current
Output Leakage
Current
V
CC
Operating
Supply Current
Automatic CE
Power-down Current
—TTL Inputs
Automatic CE
Power-down Current
—CMOS Inputs
GND < V
I
< V
CC
GND < V
OUT
< V
CC
, Output Disabled
V
CC
= Max., f = f
MAX
=
1/t
RC
Max. V
CC
, CE > V
IH
V
IN
> V
IH
or
V
IN
< V
IL
, f = f
MAX
Max. V
CC
,
CE > V
CC
– 0.3V,
V
IN
> V
CC
– 0.3V,
or V
IN
< 0.3V, f = 0
Commercial/
Industrial
Commercial
Industrial
Test Conditions
V
CC
= Min., I
OH
= –4.0 mA
V
CC
= Min., I
OL
= 8.0 mA
2.0
–0.3
–1
–1
2.4
0.4
V
CC
+ 0.3
0.8
+1
+1
300
300
70
2.0
–0.3
–1
–1
2.4
0.4
V
CC
+ 0.3
0.8
+1
+1
275
275
70
2.0
–0.3
–1
–1
-10
2.4
0.4
V
CC
+ 0.3
0.8
+1
+1
260
260
70
-12
V
V
V
V
µA
µA
mA
mA
mA
Min. Max. Min. Max. Min. Max. Unit
I
SB2
50
50
50
mA
Capacitance
[4]
Parameter
C
IN
C
OUT
Package
Z54
Z54
Description
Input Capacitance
I/O Capacitance
Test Conditions
T
A
= 25°C, f = 1 MHz, V
CC
= 3.3V
Max.
6
8
Unit
pF
pF
Thermal Resistance
[4]
Parameter
Description
Thermal Resistance
(Junction to Ambient)
Thermal Resistance
(Junction to Case)
Test Conditions
Test conditions follow standard
test methods and procedures for
measuring thermal impedance,
per EIA / JESD51.
54-pin TSOP-II
49.95
3.34
Unit
°C/W
°C/W
Θ
JA
Θ
JC
Notes:
3. V
IL
(min.) = –2.0V and V
IH
(max) = V
CC
+ 0.5V for pulse durations of less than 20 ns.
4. Tested initially and after any design or process changes that may affect these parameters.
5. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V
DD
(3.0V). As soon as 1ms (T
power
) after reaching the
minimum operating V
DD
, normal SRAM operation can begin including reduction in V
DD
to the data retention (V
CCDR
, 2.0V) voltage.
Document #: 38-05693 Rev. *A
Page 3 of 10
CY7C1061BV33
AC Test Loads and Waveforms
[5]
50Ω
OUTPUT
Z
0
= 50Ω
V
TH
= 1.5V
30 pF*
* Capacitive Load consists of all com-
ponents of the test environment.
3.3V
90%
GND
Rise time > 1V/ns
10%
90%
10%
Fall time:
> 1V/ns
3.3V
OUTPUT
5 pF*
INCLUDING
JIG AND
SCOPE
(b)
ALL INPUT PULSES
R2
351Ω
R1 317
Ω
(a)
(c)
AC Switching Characteristics
Over the Operating Range
Parameter
Read Cycle
t
power
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
t
DBE
t
LZBE
t
HZBE
Write Cycle
[10, 11]
t
WC
t
SCE
Write Cycle Time
CE LOW to Write End
V
CC
(typical) to the first access
[7]
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low-Z
OE HIGH to High-Z
[8]
CE LOW to Low-Z
[8]
CE HIGH to High-Z
[8]
CE LOW to Power-Up
[9]
CE HIGH to Power-Down
Byte Enable to Low-Z
Byte Disable to High-Z
[9]
[6]
-8
Description
Min.
1
8
8
3
8
5
1
5
3
5
0
8
5
1
5
8
6
10
7
1
0
3
1
3
Max.
Min.
1
10
-10
Max.
Min.
1
12
10
3
10
5
1
5
3
5
0
10
5
1
5
12
8
-12
Max.
Unit
ms
ns
12
12
6
6
6
12
6
6
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Byte Enable to Data Valid
Notes:
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
OL
/I
OH
and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
7. This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t
power
time has to be provided initially before a Read/Write operation is
started.
8. t
HZOE
, t
HZCE
, t
HZWE
, t
HZBE
and t
LZOE
, t
LZCE
, t
\LZWE
, t
LZBE
are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured
±200
mV from steady-state
voltage.
9. These parameters are guaranteed by design and are not tested.
10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Chip enables must be active and WE and byte enables must be LOW to
initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge
of the signal that terminates the Write.
11. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t
HZWE
and t
SD
.
Document #: 38-05693 Rev. *A
Page 4 of 10
CY7C1061BV33
AC Switching Characteristics
Over the Operating Range (continued)
[6]
-8
Parameter
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
LZWE
t
HZWE
t
BW
Description
Address Set-up to Write End
Address Hold from Write End
Address Set-up to Write Start
WE Pulse Width
Data Set-up to Write End
Data Hold from Write End
WE HIGH to
Low-Z
[8]
WE LOW to High-Z
[8]
Byte Enable to End of Write
6
Min.
6
0
0
6
5
0
3
5
7
Max.
Min.
7
0
0
7
5.5
0
3
5
8
-10
Max.
Min.
8
0
0
8
6
0
3
6
-12
Max.
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Data Retention Waveform
DATA RETENTION MODE
V
CC
3.0V
t
CDR
CE
V
DR
> 2V
3.0V
t
R
Switching Waveforms
Read Cycle No. 1
[12, 13]
t
RC
ADDRESS
t
AA
t
OHA
DATA OUT
PREVIOUS DATA VALID
DATA VALID
Notes:
12. Device is continuously selected. OE, CE, BHE and/or BHE = V
I have been looking at the sample code for two weeks, but I still don't know how to modify the code. Welcome to discuss, has anyone made or is making a power management driver?...
The infrared induction hand dryer can make the relay respond accordingly according to the infrared induction situation to start or stop the hand dryer motor. The infrared induction hand dryer is mainl...
How can I detect whether there is 220V input with the lowest power consumption?
Assuming that an optocoupler is used to detect 5V1MA, it is only 0.005W. However, if an optocoupler is used to detect 22...
I have been busy all day today and finally got the program working, but there is one question I have not figured out yet, so I would like to ask for your advice. The question is as follows: 1 OSSemPen...
STM32 virtual candle effect : https://training.eeworld.com.cn/course/2285It is very simple to implement. It only needs an ADC port, a microphone, and a picture to create a dynamic effect. The circuit ...
On April 19, it was reported that Alibaba DAMO Academy is developing a neural network chip, Ali-
NPU
, which is mainly used for
AI
reasoning calculations such as image and video analys...[Details]
In the past few days, the Chinese display panel giant
BOE
has been flooded with articles supported by Liu Shuwei. Let's follow the embedded editor to learn about the relevant content.
...[Details]
1. Purpose In actual product release, if the program stored in the MCU Flash is not protected, some illegal companies may read the program in the Flash through an emulator (J-Link, ST-Link, e...[Details]
Unique device identifiers are suitable for: ● Used as a serial number (e.g. USB string serial number or other terminal applications) ● Use the unique ID as a security key when used in conjunction wit...[Details]
1. Basic Concepts of LCD/LCM The structure of Liquid Crystal Display (LCD) is to place liquid crystals between two parallel pieces of glass. There are many vertical and horizontal fine wires between...[Details]
Nowadays, everyone is saying that "technology is people-oriented". The essence of the development of technology is to serve the improvement of the quality of life of human beings. Automated driving...[Details]
1. Introduction to MC68K CPU The MC683xx series of microcontrollers are composed of the famous MOTOROLA 32-bit microprocessors such as MC68K, 68020, 68040, and the compatible 68K, CPU32, CPU3...[Details]
According to TechRadar, given rumors that
Google
is developing a Pixel Watch
,
the
recently renamed Wear OS
smartwatch
operating system may soon be able to show its full cap...[Details]
1) ADC multi-channel acquisition: (Multi-channel acquisition must use scanning mode. In scanning mode, the channels of the rule group share a register, so DMA transmission must be used; to prevent da...[Details]
On November 23, Toyota recently released its latest humanoid robot, the T-HR3, which the company said "represents an evolution of the humanoid robot played by previous devices ". This new robot was...[Details]
From early June to November 2017, MSO 5 has been launched with a stunning temperament and appearance. From wider channel selection, more powerful functions, more fashionable touch screen, unprecedent...[Details]
Multi-byte binary division The dividend is 3 bytes, in units 0x20, 0x21, and 0x22, 0x22.7 is the most significant bit and 0x20.0 is the least significant bit. The divisor is 2 bytes, in 0x30, 0x31. A...[Details]
(1) The most commonly used PAGE and BANK EMC ICs are divided into several pages and banks. Low-end EM78P156 and others only have one bank and one page, so there is no need to switch. Newer ICs ...[Details]
The overall operating performance of an electric car depends first on its battery system and motor drive system. The drive system of an electric car is generally composed of three main parts: a contr...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
