D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
LC
2
MOS 8-/16-Channel
High Performance Analog Multiplexers
ADG406/ADG407/ADG426
FEATURES
44 V supply maximum ratings
V
SS
to V
DD
analog signal range
Low on resistance (80 Ω maximum)
Low power
Fast switching
t
ON
< 160 ns
t
OFF
< 150 ns
Break-before-make switching action
FUNCTIONAL BLOCK DIAGRAMS
ADG406
S1
D
S16
1 OF 16
DECODER
00026-001
APPLICATIONS
Audio and video routing
Automatic test equipment
Data acquisition systems
Battery powered systems
Sample hold systems
Communication systems
Avionics
A0 A1 A2 A3 EN
Figure 1.
ADG407
S1A
S8A
DA
PRODUCT HIGHLIGHTS
1.
2.
Extended Signal Range.
The ADG406/ADG407/ADG426 are fabricated on an
enhanced LC
2
MOS process giving an increased signal
range which extends to the supply rails.
Low Power Dissipation.
Low R
ON
.
Single/Dual Supply Operation.
Single Supply Operation.
For applications where the analog signal is unipolar, the
ADG406/ADG407/ADG426 can be operated from a single
rail power supply. The parts are fully specified with a single
+12 V power supply and remain functional with single
supplies as low as +5 V.
S1B
DB
S8B
1 OF 8
DECODER
00026-002
3.
4.
5.
6.
7.
A0
A1
A2
EN
Figure 2.
ADG426
S1
D
S16
WR
DECODER/
LATCHES
00026-003
A0 A1 A2 A3 EN RS
Figure 3.
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©1994–2010 Analog Devices, Inc. All rights reserved.
ADG406/ADG407/ADG426
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Product Highlights ........................................................................... 1
Functional Block Diagrams ............................................................. 1
Revision History ............................................................................... 2
General Description ......................................................................... 3
Specifications..................................................................................... 4
Dual Supply ................................................................................... 4
Single Supply ................................................................................. 6
ADG426 Timing Diagrams..........................................................7
Absolute Maximum Ratings ............................................................8
ESD Caution...................................................................................8
Pin Configurations and Function Descriptions ............................9
Typical Performance Characteristics ........................................... 12
Test Circuits ..................................................................................... 15
Terminology .................................................................................... 18
Outline Dimensions ....................................................................... 19
Ordering Guide .......................................................................... 20
REVISION HISTORY
5/10—Rev. A to Rev. B
Changes to Ordering Guide .......................................................... 20
6/09—Rev. 0 to Rev. A
Updated Format .................................................................. Universal
Removed T Grade ............................................................... Universal
Added Table 4.................................................................................... 9
Added Table 6.................................................................................. 10
Added Table 8.................................................................................. 11
Updated Outline Dimensions ....................................................... 18
Changes to Ordering Guide .......................................................... 19
4/94—Revision 0: Initial Version
Rev. B | Page 2 of 20
ADG406/ADG407/ADG426
GENERAL DESCRIPTION
The ADG406, ADG407, and ADG426 are monolithic CMOS
analog multiplexers. The ADG406 and ADG426 switch one of
sixteen inputs to a common output as determined by the 4-bit
binary address lines: A0, A1, A2, and A3. The ADG426 has
on-chip address and control latches that facilitate microprocessor
interfacing. The ADG407 switches one of eight differential
inputs to a common differential output as determined by the
3-bit binary address lines A0, A1 and A2. An EN input on all
devices is used to enable or disable the device. When disabled,
all channels are switched off.
The ADG406/ADG407/ADG426 are designed on an enhanced
LC
2
MOS process that provides low power dissipation yet gives
high switching speed and low on resistance. These features make
the parts suitable for high speed data acquisition systems and
audio signal switching. Low power dissipation makes the parts
suitable for battery powered systems. Each channel conducts
equally well in both directions when on and has an input signal
range which extends to the supplies. In the off condition, signal
levels up to the supplies are blocked. All channels exhibit break-
before-make switching action preventing momentary shorting
when switching channels. Inherent in the design is low charge
injection for minimum transients when switching the digital
inputs.
Rev. B | Page 3 of 20
ADG406/ADG407/ADG426
SPECIFICATIONS
DUAL SUPPLY
V
DD
= +15 V ± 10%, V
SS
= −15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1.
Parameter
1
ANALOG SWITCH
Analog Signal Range
R
ON
R
ON
Match
LEAKAGE CURRENTS
Source Off Leakage I
S
(Off)
Drain Off Leakage I
D
(Off )
ADG406, ADG426
ADG407
Channel On Leakage I
D
, I
S
(On)
ADG406, ADG426
ADG407
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
C
IN
, Digital Input Capacitance
DYNAMIC CHARACTERISTICS
2
t
TRANSITION
Break Before Make Delay, t
OPEN
t
ON
(EN, WR)
t
OFF
(EN, RS)
ADG426 Only
t
W
, Write Pulse Width
t
S
, Address, Enable Setup Time
t
H
, Address, Enable Hold Time
t
RS
, Reset Pulse Width
Charge Injection
Off Isolation
Channel-to-Channel Crosstalk
C
S
(Off )
C
D
(Off )
ADG406, ADG426
ADG407
C
D
, C
S
(On)
ADG406, ADG426
ADG407
+25°C
−40°C to +85°C
V
SS
to V
DD
50
80
4
±0.5
±1
±1
±1
±1
125
Unit
V
Ω typ
Ω max
Ω typ
nA max
nA max
nA max
V
S
= V
D
= ±10 V; see Figure 28
±20
±20
2.4
0.8
±1
8
120
150
10
120
160
110
150
nA max
nA max
V min
V max
μA max
pF typ
ns typ
ns max
ns min
ns typ
ns max
ns typ
ns max
ns min
ns min
ns min
ns min
pC typ
dB typ
dB typ
pF typ
pF typ
pF typ
f = 1 MHz
60
40
pF typ
pF typ
V
IN
= 0 or V
DD
f = 1 MHz
R
L
= 300 Ω, C
L
= 35 pF; V
1
= ±10 V, V
2
= +10 V; see Figure 29
R
L
= 300 Ω, C
L
= 35 pF; V
S
= +5 V, see Figure 30
R
L
= 300 Ω, C
L
= 35 pF; V
S
= 5 V, see Figure 31
R
L
= 300 Ω, C
L
= 35 pF; V
S
= 5 V, see Figure 31
Test Conditions/Comments
±20
±20
±20
V
D
= ±10 V, I
S
= −1 mA
V
DD
= +13.5 V, V
SS
= −13.5 V
V
D
= 0 V, I
S
= −1 mA
V
DD
= +16.5 V, V
SS
= −16.5 V
V
D
= ±10 V, V
S
= +10 V, see Figure 26
V
D
= ±10 V, V
S
= +10 V; see Figure 27
250
10
175
225
130
180
100
100
10
100
8
−75
85
5
50
25
V
S
= +5 V
V
S
= 0 V, R
S
= 0 Ω, C
L
= 1 nF;
See Figure 34
R
L
= 1 k Ω, f = 100 kHz;
V
EN
= 0 V, see Figure 35
R
L
= 1 k Ω, f = 100 kHz, see Figure 36
f = 1 MHz
f = 1 MHz
Rev. B | Page 4 of 20
京公网安备 11010802033920号
EEWORLD
