EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-09-FREQ3-30D3CB

Description
Parallel - 3Rd Overtone Quartz Crystal, 50MHz Min, 70MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-09-FREQ3-30D3CB Overview

Parallel - 3Rd Overtone Quartz Crystal, 50MHz Min, 70MHz Max, ROHS COMPLIANT PACKAGE-2

LP21-09-FREQ3-30D3CB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.001%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency70 MHz
Minimum operating frequency50 MHz
Maximum operating temperature45 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance60 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
Base Number Matches1
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.

Recommended Resources

Cycle required for fixed-point and floating-point multiplication and addition operations under c28x
; C28x 32-bit fixed-point calculation requires 14 cycles; ;Y1=(M1*X1) Q + B1 MOVL XT,@M1 IMPYL P,XT,@X1 QMPYL ACC,XT,@X1 ASR64 ACC:P,#Q ADDL ACC,@B1 MOVL @Y1,ACC ; Y2=(M2*X2) Q + B2 MOVL XT,@M2 IMPYL ...
hansonhe Microcontroller MCU
High-frequency transformer sandwich winding method: primary wrapped in secondary? Or secondary wrapped in primary?
[i=s]This post was last edited by qwqwqw2088 on 2019-5-14 07:58[/i] [size=4]Sandwich winding[/size] [size=4] [/size] [align=center][size=4][/size][/align][size=4] The sandwich winding method has a lon...
qwqwqw2088 Analogue and Mixed Signal
Detailed description of I2C bus protocol and timing, getting started is no longer difficult
In life, we often encounter power failures in devices, such as mobile phones, smart bracelets, computers, etc. However, the stored information will not be lost, such as phone numbers, text messages, n...
可乐zzZ MCU
Interrupt nesting problem of STM32?
1: I am using STM32F103VET6, and now I am using timer interrupt and external interrupt. Both interrupts can be used separately. However, when the timer interrupt is called in the external interrupt, t...
tangzhizhen stm32/stm8
pads: Problems with overlapping of multiple network numbers and graph numbers?
See the attached picture, there are two network numbers and their page numbers overlapped. Please advise: How to modify them at once? Thank you!...
yhye2world PCB Design

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2187  1031  1903  2211  2683  45  21  39  55  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号