531MC719M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MC719M000DG

531MC719M000DG: DescriptionLVPECL Output Clock Oscillator, 719MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC719M000DG Overview

LVPECL Output Clock Oscillator, 719MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC719M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	719 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

ISO102-106 functional schematic diagram

Subwoofer low pass filter circuit diagram

Monostable multivibrator circuit with input blocking

Practical electronic ballast circuit diagram

Power failure monitoring circuit diagram a

MP3 hardware circuit schematic diagram 09

EVK-NINA-B400 Evaluation Kit] + Start EKV-NINA-B400 Programming: [i=s]This post was last edited by damiaa on 2021-5-24 09:43[/i]Start EKV-NINA-B400 Programming This title is a bit long, which makes me feel a bit embarrassed. But since it has the word "beginning", I...; damiaa RF/Wirelessly

The dialog box in the wince control panel is larger than my screen size: When I click on an icon in the control panel, the dialog box in the wince control panel is always larger than my screen size. Does anyone have a good way to make the dialog box that pops up the same s...; yza223 Embedded System

EEWORLD University Hall ---- Brand new single-chip millimeter wave sensor: New single-chip millimeter wave sensor : https://training.eeworld.com.cn/course/4120...; hi5 Analog electronics

Ask a question about wire definition: I just started learning Verilog. I have a question. Could someone please explain it to me? Thank you. Declaration: wier[7:0] bus,wier[0:40] bus1 bus[2:0] // selects the lower 3 bits of BUS; bus1[0:1] ...; edgarwei FPGA/CPLD

(Repost) Share the precise measurement of large DC current: [color=Black] While there are many instruments that can accurately measure small DC currents (up to 3A), few can accurately (better than 1%) measure DC currents above 50A. This large current range is ...; qwqwqw2088 Analogue and Mixed Signal

A question from 430TACLK: I saw on the datasheet that the TACLK pin is the clock source input pin of timer A, but what does it mean if it is directly set to high or low? I hope someone can explain it to me....; xjmlcygood Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components