EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA84M0000BGR

Description
LVPECL Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA84M0000BGR Overview

LVPECL Output Clock Oscillator, 84MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA84M0000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency84 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Become a hardware expert coin collection file
[i=s]This post was last edited by paulhyde on 2014-9-15 09:05[/i]Hardware Engineers Must Read --- Learning the Ultimate Skills 1 Fully understand the design requirements of all parties and determine t...
Yound Electronics Design Contest
Far from Home_From the time we left home and entered society, we have suffered a lot in those years
Except for the rich second generation and official second generation who have lived in a honey pot since childhood. As children from poor families, when we step out of the ivory tower, we are destined...
ylyfxzsx Talking
Problems in porting UCOS to S3C2410
I ported UCOS to 2410. When the timer was not set to generate a clock interrupt (my timer was not set by creating a task, but was created with a function before the system started, using a watchdog ti...
zsjalive Real-time operating system RTOS
[National Technology Low Power Series N32L43x Review] 06. Implementing Agile Modbus Master-Slave Communication Based on USART
Overview Agile Modbus is a lightweight Modbus protocol stack that complies with the Apache-2.0 license. It meets the needs of users in any scenario and has the following features:Supports RTU and TCP ...
xld0932 Domestic Chip Exchange
How are you preparing for the 2011 Electronic Design Competition?
[i=s]This post was last edited by paulhyde on 2014-9-15 08:56[/i] How is everyone's progress? Let's chat and share our experiences and achievements! Let's make progress together!...
37°男人 Electronics Design Contest
PWM control of BLDC six-step commutation based on ATC7801
Hardware: AC7801 motor demo boardSoftware: Keil 5.23BLDC uses the six-step commutation principle to control the brushless motor, i.e. AB-AC-BC-BA-CA-CB. Each commutation PWM module will output a diffe...
时光远走 Motor Drive Control(Motor Control)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1358  1845  2808  388  710  28  38  57  8  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号