3D7105-8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D7105-8

3D7105-8: DescriptionMONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7105); Categorylogic logic; File Size31KB，4 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D7105-8 Overview

MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7105)

3D7105-8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compliant
series	3D
Input frequency maximum value (fmax)	9.52 MHz
JESD-30 code	R-PDIP-T14
length	19.305 mm
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	40 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D7105

MONOLITHIC 5-TAP

FIXED DELAY LINE

(SERIES 3D7105)

FEATURES

•

data

delay

devices,

inc.

PACKAGES

N/C

GND

VDD

N/C

1 8

VDD

All-silicon, low-power CMOS

VDD

2 7

technology

3 6

GND

4 5

TTL/CMOS compatible

inputs and outputs

3D7105Z

GND

SOIC

Vapor phase, IR and wave

(150 Mil)

solderable

3D7105M DIP

Auto-insertable (DIP pkg.)

3D7105H Gull-Wing

(300 Mil)

Low ground bounce noise

Leading- and trailing-edge accuracy

VDD

Delay range:

.75 through 80ns

N/C

Delay tolerance:

5% or 1ns

N/C

Temperature stability:

±3%

typical (0C-70C)

N/C

Vdd stability:

±1%

typical (4.75V-5.25V)

N/C

GND

Minimum input pulse width:

30% of total delay

14-pin DIP and 16-pin SOIC available as drop-in

3D7105S SOIC

replacements for hybrid delay lines

(300 Mil)

3D7105 DIP

3D7105G Gull-Wing

3D7105K Unused pins

removed

(300 Mil)

FUNCTIONAL DESCRIPTION

The 3D7105 5-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 0.75ns through 8.0ns. The

input is reproduced at the outputs without inversion, shifted in time as per

the user-specified dash number. The 3D7105 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VCC

GND

N/C

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+5 Volts

Ground

No Connection

The all-CMOS 3D7105 integrated circuit has been designed as a reliable,

economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP

and a space saving surface mount 8-pin SOIC.

TABLE 1: PART NUMBER SPECIFICATIONS

PART NUMBER

DIP-8

3D7105M

3D7105H

SOIC-8

3D7105Z

DIP-14

3D7105

3D7105G

3D7105K

SOIC-16

3D7105S

TOLERANCES

TOTAL

DELAY (ns)

TAP-TAP

DELAY

(ns)

Max

Operating

Frequency

INPUT RESTRICTIONS

Absolute

Max

Oper. Freq.

Min

Operating

Pulse Width

Absolute

Min

Oper. P.W.

-.75

41.7 MHz

3.0

1.0*

0.75

0.4

-1

37.0 MHz

4.0

1.0*

1.0

0.5

-1.5

30.3 MHz

6.0

1.0*

1.5

0.7

-2

25.6 MHz

8.0

1.0*

2.0

0.8

-2.5

22.2 MHz

10.0

1.0*

2.5

1.0

-4

15.9 MHz

16.0

1.0*

4.0

1.3

-5

13.3 MHz

25.0

1.3

5.0

1.5

-8

9.52 MHz

40.0

2.0

8.0

1.5

* Total delay referenced to Tap1 output; Input-to-Tap1 = 5.0ns

1.0ns

NOTE: Any dash number between .75 and 8 not shown is also available.

166.7 MHz

133.3 MHz

83.3 MHz

66.7 MHz

41.7 MHz

12.0 ns

13.5 ns

16.5 ns

19.5 ns

22.5 ns

31.5 ns

37.5 ns

52.5 ns

3.00 ns

3.75 ns

6.00 ns

7.50 ns

12.0 ns

1996 Data Delay Devices

Doc #96006

12/2/96

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

In response to the increasing number of new series of power modules for automotive traction inverters, do you know?

5-point LED driver circuit diagram of HA7666P/TA7667P

Common emitter-common base wideband amplifier circuit composed of F733 integrated amplifier

Fluorescent lamp electronic ballast circuit 4

TA7x x xP remote control transmitter

Simple nickel metal hydride charger schematic diagram

Ufun schematic diagram introduction (2): [size=4][color=#ff0000][b]Previous situation: [/b][/color][/size] [url=https://bbs.eeworld.com.cn/thread-492205-1-1.html]UFUN Learning Board Overview [/url][size=4] [/size][url=https://bbs.eeworld.com...; nmg Integrated technical exchanges

[LDO common terms 1] line regulation and load regulation: Line Regulation　　1. Definition: Also known as source effect or grid regulation, it refers to the fluctuation of output voltage with linear change of input voltage, under the condition of full load. (W...; zch_genius Power technology

Stepper motor acceleration and deceleration: 2812 control driver drives the stepper motor, signal pulse and direction pulse control the motor, acceleration and deceleration means changing the pulse frequency. Does anyone have the acceleration an...; aitingshu1988 DSP and ARM Processors

So cool! Flexible screen concept smart watch: [size=5]Bangle, a flexible screen concept smartwatch, is so cool[/size]...; qwqwqw2088 Talking

C2000 RMS calculation, please help: In simple terms, this code is used for FIR+RMS calculation. The FIR part is directly based on TI routines. The RMS algorithm part is written by myself. The AD collects data and the CLA reads the inter...; a828378 Microcontroller MCU

I would like to ask the experts, how to deal with this problem in IAR compiler?: Error[e117]: Incompatible runtime models. Module APS specifies that '__code_model' must be 'banked', but module AF has the value 'near'...; qiutao6 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components