MT5LC2568DJ-35LPIT datasheet, PDF

MT5LC2568DJ-35LPIT: DescriptionStandard SRAM, 32KX8, 35ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28; Categorystorage storage; File Size213KB，8 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/

Download Datasheet Parametric View All

MT5LC2568DJ-35LPIT Overview

Standard SRAM, 32KX8, 35ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	SOJ
package instruction	0.300 INCH, PLASTIC, SOJ-28
Contacts	28
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	35 ns
I/O type	COMMON
JESD-30 code	R-PDSO-J28
JESD-609 code	e0
length	18.44 mm
memory density	262144 bit
Memory IC Type	STANDARD SRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	28
word count	32768 words
character code	32000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	32KX8
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Encapsulate equivalent code	SOJ28,.34
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	3.66 mm
Maximum standby current	0.00005 A
Minimum standby current	2 V
Maximum slew rate	0.035 mA
Maximum supply voltage (Vsup)	3.63 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.67 mm
Base Number Matches	1

【FPGA(cyclone4) Issue 2】 Timing and Simulation Learning - Traditional Divider: [color=#000][font=Tahoma][size=3][b]The concept of traditional division is the same as that of traditional multiplication. Multiplication is an accumulation process, while division is a decremental pr...; wsdymg FPGA/CPLD

Ask a weak question: When using MAX232 to make an RS232 interface, is it necessary to use the RX and TX pins of the 51 microcontroller? Can other pins be used?...; yanxinghua Embedded System

IC41C16256-25K Function Tester: Hello: Simple operation can determine whether the chip is good or bad! IC41C16256-25K functional tester is the latest dedicated chip tester launched by CECCLab. It has the characteristics of simple op...; cecc-2010 Power technology

About GPS data receiving and 51 control serial port sending problem!!: Hello everyone!! I haven't been to the forum for a long time, I miss you all, hehe! My song ordering system is dead. I really can't figure out how to use time-sharing multiplexing. Oh! But I still wan...; 51学习者 51mcu

Design of control system for six-axis rotor disc-shaped aircraft: [align=left]The design of the control system for the six-axis rotor disc-shaped aircraft seems to be very cool, so I decided to share it.[/align]...; Sur Microcontroller MCU

Found a bug in Quantus 11.0: It seems that TCL scripts cannot be executed...; chenzhufly FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components