HCF4068B
8 INPUT NAND/AND GATE
s
s
s
s
s
s
s
MEDIUM-SPEED OPERATION
t
PHL
, t
PLH
= 75ns (Typ.) at 10V
BUFFERED OUTPUT
QUIESCENT CURRENT SPECIFIED UP TO
20V
5V, 10V AND 15V PARAMETRIC RATINGS
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25°C
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DIP
SOP
ORDER CODES
PACKAGE
DIP
SOP
TUBE
HCF4068BEY
HCF4068BM1
T&R
HCF4068M013TR
DESCRIPTION
The HCF4068B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
The HCF4068B 8 INPUT NAND/AND GATE
provide the system designer with direct
implementation of the positive-logic 8-input NAND
and AND functions and supplements the existing
family of CMOS gates.
PIN CONNECTION
September 2001
1/8
HCF4068B
INPUT EQUIVALENT CIRCUIT
TRUTH TABLES
INPUTS
A
L
X
X
X
X
X
X
X
H
B
X
L
X
X
X
X
X
X
H
C
X
X
L
X
X
X
X
X
H
D
X
X
X
L
X
X
X
X
H
E
X
X
X
X
L
X
X
X
H
F
X
X
X
X
X
L
X
X
H
G
X
X
X
X
X
X
L
X
H
H
X
X
X
X
X
X
X
L
H
OUTPUT
J (NAND)
H
H
H
H
H
H
H
H
L
OUTPUT
F
X
X
X
X
X
L
X
X
H
G
X
X
X
X
X
X
L
X
H
H
X
X
X
X
X
X
X
L
H
K (AND)
L
L
L
L
L
L
L
L
H
INPUTS
A
B
X
L
X
X
X
X
X
X
H
C
X
X
L
X
X
X
X
X
H
D
X
X
X
L
X
X
X
X
H
E
X
X
X
X
L
X
X
X
H
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
Data Inputs
Not Connected
Data Output (AND)
Data Output (NAND)
Negative Supply Voltage
Positive Supply Voltage
2, 3, 4, 5, 9, A, B, C, D, E,
F, G, H
10, 11, 12
6, 8
NC
1
K
13
J
V
SS
7
14
V
DD
L
X
X
X
X
X
X
X
H
ABSOLUTE MAXIMUM RATINGS
Symbol
V
DD
V
I
I
I
P
D
T
op
T
stg
Supply Voltage
DC Input Voltage
DC Input Current
Power Dissipation per Package
Power Dissipation per Output Transistor
Operating Temperature
Storage Temperature
Parameter
Value
-0.5 to +22
-0.5 to V
DD
+ 0.5
±
10
200
100
-55 to +125
-65 to +150
Unit
V
V
mA
mW
mW
°C
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
V
DD
V
I
T
op
Supply Voltage
Input Voltage
Operating Temperature
Parameter
Value
3 to 20
0 to V
DD
-55 to 125
Unit
V
V
°C
2/8
HCF4068B
DC SPECIFICATIONS
Test Condition
Symbol
Parameter
V
I
(V)
0/5
0/10
0/15
0/20
0/5
0/10
0/15
5/0
10/0
15/0
0.5/4.5
1/9
1.5/13.5
4.5/0.5
9/1
13.5/1.5
2.5
4.6
9.5
13.5
0.4
0.5
1.5
V
O
(V)
|I
O
| V
DD
(µA) (V)
5
10
15
20
5
10
15
5
10
15
5
10
15
5
10
15
5
5
10
15
5
10
15
18
T
A
= 25°C
Min.
Typ.
0.01
0.01
0.01
0.02
4.95
9.95
14.95
0.05
0.05
0.05
3.5
7
11
1.5
3
4
-1.36
-0.44
-1.1
-3.0
0.44
1.1
3.0
-3.2
-1
-2.6
-6.8
1
2.6
6.8
±10
-5
5
±0.1
7.5
-1.15
-0.36
-0.9
-2.4
0.36
0.9
2.4
±1
3.5
7
11
1.5
3
4
-1.1
-0.36
-0.9
-2.4
0.36
0.9
2.4
±1
Max.
0.25
0.5
1
5
4.95
9.95
14.95
0.05
0.05
0.05
3.5
7
11
1.5
3
4
Value
-40 to 85°C
Min.
Max.
7.5
15
30
150
4.95
9.95
14.95
0.05
0.05
0.05
-55 to 125°C
Min.
Max.
7.5
15
30
150
Unit
I
L
Quiescent Current
µA
V
OH
High Level Output
Voltage
Low Level Output
Voltage
High Level Input
Voltage
Low Level Input
Voltage
Output Drive
Current
V
OL
V
IH
V
IL
I
OH
I
OL
Output Sink
Current
Input Leakage
Current
Input Capacitance
0/5
0/5
0/10
0/15
0/5
0/10
0/15
0/18
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
<1
V
V
V
V
mA
mA
µA
pF
I
I
C
I
Any Input
Any Input
The Noise Margin for both "1" and "0" level is: 1V min. with V
DD
=5V, 2V min. with V
DD
=10V, 2.5V min. with V
DD
=15V
DYNAMIC ELECTRICAL CHARACTERISTICS
(T
amb
= 25°C, C
L
= 50pF, R
L
= 200KΩ, t
r
= t
f
= 20 ns)
Test Condition
Symbol
Parameter
V
DD
(V)
t
PLH
t
PHL
Propagation Delay Time
5
10
15
5
10
15
Min.
Typ.
150
75
55
100
50
40
Max.
300
150
110
200
100
80
ns
Value (*)
Unit
t
TLH
t
THL
Output Transition Time
ns
(*) Typical temperature coefficient for all V
DD
value is 0.3 %/°C.
3/8
HCF4068B
TEST CIRCUIT
C
L
= 50pF or equivalent (includes jig and probe capacitance)
R
L
= 200KΩ
R
T
= Z
OUT
of pulse generator (typically 50Ω)
WAVEFORM 1 : PROPAGATION DELAY TIMES FOR K OUTPUT (AND FUNCTION)
(f=1MHz; 50%
duty cycle)
4/8
HCF4068B
WAVEFORM 2 : PROPAGATION DELAY TIMES FOR J OUTPUT (NAND FUNCTION)(f=1MHz;
50%
duty cycle)
5/8
京公网安备 11010802033920号
EEWORLD
