EEWORLDEEWORLDEEWORLD

Part Number

Search

HD74LV1G00A_08

Description
2-input NAND Gate
File Size101KB,8 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Compare View All

HD74LV1G00A_08 Overview

2-input NAND Gate

HD74LV1G00A
2–input NAND Gate
REJ03D0062-0800
Rev.8.00
Mar 21, 2008
Description
The HD74LV1G00A has two–input NAND gate in a 5 pin package. Low voltage and high-speed operation is suitable
for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.
Features
The basic gate function is lined up as Renesas uni logic series.
Supplied on emboss taping for high-speed automatic mounting.
Electrical characteristics equivalent to the HD74LV00A
Supply voltage range : 1.65 to 5.5 V
Operating temperature range : –40 to +85°C
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Output current ±6 mA (@V
CC
= 3.0 V to 3.6 V), ±12 mA (@V
CC
= 4.5 V to 5.5 V)
All the logical input has hysteresis voltage for the slow transition.
Ordering Information
Part Name
HD74LV1G00ACME
HD74LV1G00AVSE
Note:
Package Type
CMPAK–5 pin
VSON–5 pin
Package Code
(Previous Code)
PTSP0005ZC-A
(CMPAK-5V)
PUSN0005KA-A
(TNP-5DV)
Package
Abbreviation
CM
VS
Taping Abbreviation
(Quantity)
E (3000 pcs/reel)
E (3000 pcs/reel)
Please consult the sales office for the above package availability.
Outline and Article Indication
• HD74LV1G00A
Index band
Marking
L
1
CMPAK–5
= Control code
REJ03D0062-0800 Rev.8.00, Mar 21, 2008
Page 1 of 7

HD74LV1G00A_08 Related Products

HD74LV1G00A_08 HD74LV1G00A HD74LV1G00AVSE HD74LV1G00ACME
Description 2-input NAND Gate 2-input NAND Gate 2-input NAND Gate 2-input NAND Gate
Maker - Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code - SOIC SON SOIC
package instruction - TSSOP, VSOF, FL5/6,.047,20 TSSOP, TSSOP5/6,.08
Contacts - 5 5 5
Reach Compliance Code - compli compli compli
series - LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H
JESD-30 code - R-PDSO-G5 R-PDSO-F5 R-PDSO-G5
JESD-609 code - e6 e0 e0
length - 2 mm 1.6 mm 2 mm
Logic integrated circuit type - NAND GATE NAND GATE NAND GATE
Number of functions - 1 1 1
Number of entries - 2 2 2
Number of terminals - 5 5 5
Maximum operating temperature - 85 °C 85 °C 85 °C
Minimum operating temperature - -40 °C -40 °C -40 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - TSSOP VSOF TSSOP
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR
Package form - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd) - 37 ns 37 ns 37 ns
Certification status - Not Qualified Not Qualified Not Qualified
Maximum seat height - 1.1 mm 0.6 mm 1.1 mm
Maximum supply voltage (Vsup) - 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) - 1.65 V 1.65 V 1.65 V
Nominal supply voltage (Vsup) - 1.8 V 1.8 V 1.8 V
surface mount - YES YES YES
technology - CMOS CMOS CMOS
Temperature level - INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form - GULL WING FLAT GULL WING
Terminal pitch - 0.65 mm 0.5 mm 0.65 mm
Terminal location - DUAL DUAL DUAL
width - 1.25 mm 1.2 mm 1.25 mm

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2413  457  1139  701  1495  49  10  23  15  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号