EEWORLDEEWORLDEEWORLD

Part Number

Search

HD74LV1GT08A_08

Description
2.input AND Gate / CMOS Logic Level Shifter
File Size97KB,7 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Compare View All

HD74LV1GT08A_08 Overview

2.input AND Gate / CMOS Logic Level Shifter

HD74LV1GT08A
2–input AND Gate / CMOS Logic Level Shifter
REJ03D0118-0900
Rev.9.00
Mar 21, 2008
Description
The HD74LV1GT08A is high-speed CMOS two input AND gate using silicon gate CMOS process. With CMOS low
power dissipation, it provides high-speed equivalent to LS–TTL series. The internal circuit of three stages construction
with buffer provides wide noise margin and stable output. The input protection circuitry on this device allows over
voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0
V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply.
Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the
low power consumption extends the battery life.
Features
The basic gate function is lined up as Renesas uni logic series.
Supplied on emboss taping for high-speed automatic mounting.
TTL compatible input level.
Supply voltage range : 3.0 to 5.5 V
Operating temperature range : –40 to +85°C
Logic-level translate function
3.0 V CMOS logic
5.0 V CMOS logic (@V
CC
= 5.0 V)
1.8 V or 2.5 V CMOS logic
3.3 V CMOS logic (@V
CC
= 3.3 V)
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Output current ±6 mA (@V
CC
= 3.0 V to 3.6 V), ±12 mA (@V
CC
= 4.5 V to 5.5 V)
All the logical input has hysteresis voltage for the slow transition.
Ordering Information
Part Name
HD74LV1GT08ACME
HD74LV1GT08AVSE
Note:
Package Type
CMPAK–5 pin
VSON–5 pin
Package Code
(Previous Code)
PTSP0005ZC-A
(CMPAK-5V)
PUSN0005KA-A
(TNP-5DV)
Package
Abbreviation
CM
VS
Taping Abbreviation
(Quantity)
E (3000 pcs/reel)
E (3000 pcs/reel)
Please consult the sales office for the above package availability.
REJ03D0118-0900 Rev.9.00, Mar 21, 2008
Page 1 of 6

HD74LV1GT08A_08 Related Products

HD74LV1GT08A_08 HD74LV1GT08A HD74LV1GT08ACME HD74LV1GT08AVSE
Description 2.input AND Gate / CMOS Logic Level Shifter 2.input AND Gate / CMOS Logic Level Shifter 2.input AND Gate / CMOS Logic Level Shifter 2.input AND Gate / CMOS Logic Level Shifter
Maker - Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code - SOIC SOIC SON
package instruction - TSSOP, TSSOP, TSSOP5/6,.08 VSOF, FL5/6,.047,20
Contacts - 5 5 5
Reach Compliance Code - compli compli compli
series - LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H
JESD-30 code - R-PDSO-G5 R-PDSO-G5 R-PDSO-F5
JESD-609 code - e6 e0 e0
length - 2 mm 2 mm 1.6 mm
Logic integrated circuit type - AND GATE AND GATE AND GATE
Number of functions - 1 1 1
Number of entries - 2 2 2
Number of terminals - 5 5 5
Maximum operating temperature - 85 °C 85 °C 85 °C
Minimum operating temperature - -40 °C -40 °C -40 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - TSSOP TSSOP VSOF
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR
Package form - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE
propagation delay (tpd) - 9 ns 14 ns 14 ns
Certification status - Not Qualified Not Qualified Not Qualified
Maximum seat height - 1.1 mm 1.1 mm 0.6 mm
Maximum supply voltage (Vsup) - 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) - 4.5 V 3 V 3 V
Nominal supply voltage (Vsup) - 5 V 3.3 V 3.3 V
surface mount - YES YES YES
technology - CMOS CMOS CMOS
Temperature level - INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form - GULL WING GULL WING FLAT
Terminal pitch - 0.65 mm 0.65 mm 0.5 mm
Terminal location - DUAL DUAL DUAL
width - 1.25 mm 1.25 mm 1.2 mm
TI contains less information in one instruction than ADI
The more information an assembly instruction contains, the closer it is to a high-level language (a C statement contains more instruction information), and vice versa. Compared with assembly language,...
liuzi DSP and ARM Processors
Back to basics, make your own phone
Are you still using the same products everywhere on the street? You are out of date. Look, they are going back to the basics and using wooden shells.....To be honest, this product is really well made....
lopopo Creative Market
How to compile AT&T assembly in VS2005
I'm using VS2005 to build something for ARM11. Specifically, I'm porting something that was previously based on GCC. The C code is relatively easy to modify, but the assembly code is not. It's AT&T as...
zhang67766 Embedded System
I need help with compiling the linux zd211b driver. I want to port zd1211b to the multimedia control chip aml7218 (arm 7)
I am a novice, please help me. My kernel linux-2.6.23.1 is placed in /usr/src/linux-2.6.23.1. After rebuilding the kernel, I encountered the following errors when compiling the zd1211b driver: Error: ...
562355762 Linux and Android
Problems encountered in Actel development environment Libero
How do I use DDR_OUT in Libero? I encountered the following error: DDR_OUT is an Actel macro and cannot be used as a user cell. Number of ports differ from ADLIB. How do I solve this problem? . . . Th...
范特西a FPGA/CPLD
CES2006 report: Dell may adopt AMD chips
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i]...
aifang Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2315  1964  2231  1159  1671  47  40  45  24  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号