SSB6CE30138111NN datasheet, PDF

SSB6CE30138111NN: DescriptionBarrier Strip Terminal Block, 1 Row(s), 1 Deck(s); CategoryThe connector terminals; File Size191KB，7 Pages; ManufacturerThomas & Betts Corporation; Websitehttp://www.tnb.com/

Download Datasheet Parametric View All

SSB6CE30138111NN Overview

Barrier Strip Terminal Block, 1 Row(s), 1 Deck(s)

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	POLYPROPYLENE, 94V-2
Fastening method	SCREW
Manufacturer's serial number	SSB6
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	30
Rated voltage	300 V
safety certificate	UL
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Base Number Matches	1

Barrier Strips

Dual-Barriers

ESCRIPTION

PPLICATION

The Dual-Barrier design provides a

I'm looking for a classmate to make a digital display screen for calling numbers: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:51 [/i] Use the keys to input the value to the small screen and display it. At the same time, the small screen is connected to the lar...; 瀚鑫 Mobile and portable

Mobile phone embedded software programmer--how to learn?: Hello everyone, I am a college student who just graduated. I learned C/C++ and now work in a software company. Our company is engaged in "mobile phone embedded software program development". The main ...; 天雪 Embedded System

Comparison between LLC resonant converter and asymmetric half-bridge converter: Abstract: Two different types of soft switching topologies, LLC resonant converter and asymmetric half-bridge converter, are introduced . Their working principles are analyzed, and their control metho...; zbz0529 Power technology

GigaDevice GD32307E-START Review Summary: Event details: https://bbs.eeworld.com.cn/elecplay/content/139Evaluation report summary: @jiajiabin【GD32307E-START】Light up an LED@Shen Xiaolin【GD32307E-START】-Unboxing and post-test planning 【GD32307...; okhxyyo GD32 MCU

Ask for help on "2ASK communication system design": Hello everyone~~ I need help~~~ I need to use EDA to design a modulation system. The general idea is as follows: use AND gates to make a multiplier, use counters to make a frequency divider to divide ...; 大漠风云 FPGA/CPLD

I would like to ask the master, a statement occupies more than 90,000 logic units in FPGA: The statements are: input wire[11:0] addr, // connected to dsp_ea[14:3] output reg[16:0] q, reg[7:0] headers[0:256*8-1], //'define TEST 'ifdef TEST .... 'else always@(posedge clk)begin if(rden)begin q...; lakas FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components