BU-65144F2-270Z datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65144F2-270Z

BU-65144F2-270Z: DescriptionMicro Peripheral IC; CategoryThe embedded processor and controller Microcontrollers and processors; File Size219KB，24 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65144F2-270Z Overview

Micro Peripheral IC

BU-65144F2-270Z Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	compliant
Base Number Matches	1

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU)

packaged in a small 1.9" x 2.1"

hybrid. The device is based upon

two DDC custom ICs, which

includes two monolithic bi-polar low

power transceivers and one CMOS

protocol containing data buffers

and timing control logic. It supports

all 13 mode codes for dual redun-

dant operation, any combinaion of

which can be illegalized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series

special features. A 14-bit built-in-

test word register stores RTU infor-

mation, and sends it to the Bus

Controller in response to the Mode

Command Transmit Bit Word. The

BUS-65142 Series performs contin-

uous on-line wraparound self-test,

and provides four error flags to the

host CPU. Inputs are provided for

host CPU control of 6 bits of the

RTU Status Word.

Its small hermetic package, -55°C

to +125°C operating temperature

range, and complete RTU operation

make the BUS-65142 ideal for most

MIL-STD-1553 applications requir-

ing hardware or microprocessor

subsystems.

FEATURES

•

Complete Intergrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version

Available

•

High Reliability Screening

Available

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

Relay control circuit a

The internal circuit of STK3102

Prevent power supply polarity reverse circuit_1

Control input start charging circuit diagram a

Automatic air freshener circuit

OTL circuit with input transformer

Locate the minimum or maximum value in a set of data: There are 8 data input in parallel. To find the maximum and minimum values and locate them, there is no problem in comparing the size, but the key is the positioning problem. Please help me, thank you...; yuechenping FPGA/CPLD

51 MCU power factor question: [size=4]I just learned about microcontrollers. Why is the power factor of different phase voltages and currents all 0.109? (The measured power factor is that the AC voltage leads the AC current)[/size...; 想变胖 51mcu

LED dot matrix display system based on ChibiOS/RT system - based on GD32F150C6T6 MCU: Tired! MCU used is GD32F150C6T6, core frequency 72MHz, FLASH 32KiB, RAM 4KiB User button 4-level brightness control - PA0 USART2: TX - PA2, RX - PA3 LED: 44x11=484, 23 GPIO:Related code can be downloa...; phope2000 stm32/stm8

[I contribute to the Xilinx Resource Center] Sample code (Xilinx_Verilog): Example Code (Xilinx_Verilog)...; wanghongyang FPGA/CPLD

TI CCS compiler handles floating-point division operations: [align=left][color=#000][font="][size=12px]When the program contains the following statement, the normal operation will fail. Is there a problem with the editing of this statement? [/size][/font][/col...; Aguilera Microcontroller MCU

Moderator Chip Coin Reward Announcement in February 2016: [font=微软雅黑][size=4]According to the EEWORLD moderator rules and moderator operation manual, the list of moderators who received awards in February 2016 is as follows: [/size][/font][/align][align=left...; eric_wang Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components