EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB557M000DG

Description
LVPECL Output Clock Oscillator, 557MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB557M000DG Overview

LVPECL Output Clock Oscillator, 557MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB557M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency557 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
wstrom is here to answer your questions
I followed wstrom 's step-by-step instructions on how to use uCOS-II and was able to implement my first project, helloEEworld. But when I rewrote the contents of the test.c file, I could no longer gen...
iverson_2005 Embedded System
Major policy adjustment: Shanghai cancels free bus rides for the elderly and starts giving them money instead!
Major policy adjustment: Shanghai cancels free public transportation for the elderly and gives out money instead! Shanghai plans to establish a comprehensive allowance system for the elderly, and expa...
maoshen Talking
An erroneous program, please give some advice from an expert. Two newbies to counters really can’t find the error. Thank you.
module sec (clk,seg,dig); input clk ; output[7:0]seg,dig; reg [7:0]seg,dig,date; reg [32:0]count ; reg clk1k; reg[3: 0]s_1,s_2,cnt; always@(clk) begin if (count=='d10000) begin count<=0; clk1k<=~clk1k...
徘徊 FPGA/CPLD
Please help me with the problem of DNW not being able to be used~
I used Samsung's dnw to download eboot and nk, but accidentally caused the machine to blue screen, so I turned off the power of the socket directly (not the power button of the PC). Then I turned it o...
guoyy001 Embedded System
I need help in making AS-2 intelligent robot!!!
[Help!] Application combination scheme of related sensors Photosensitive sensor Magnetic switch Photoelectric encoder Infrared sensor Sound sensor Rotation counter There is also a separate running pro...
hanhongfeng Robotics Development
Why is there no prompt to install the USB driver?
After burning a program, the originally installed USB driver is no longer in the device manager. When I change to another computer, it does not prompt me to install the driver. How can I solve this pr...
zhaohuijun0227 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1607  2295  1867  853  1436  33  47  38  18  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号