EEWORLDEEWORLDEEWORLD

Part Number

Search

M8S63TDJ107.000MHZ

Description
Oscillator,
CategoryPassive components    oscillator   
File Size55KB,1 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Download Datasheet Parametric View All

M8S63TDJ107.000MHZ Overview

Oscillator,

M8S63TDJ107.000MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency107 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeHCMOS/TTL
Output load10 TTL, 15 pF
physical size14.22mm x 9.78mm x 4.7mm
longest rise time4 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Base Number Matches1
M7S & M8S Series
9x14 mm, 5.0 or 3.3 Volt, HCMOS/TTL, Clock Oscillators
X
O
* Contact factory for availability.
Pin Connections
1. TTL load - See load circuit diagram #1 on page 116. HCMOS load - See load circuit diagram #2 on page 116.
2. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
3. Rise/fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% and 90% Vdd for HCMOS load.
MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.
Please see
www.mtronpti.com
for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI
1-800-762-8800.
97
Help with FPGA pin setting issues
I only know that the vccio of the jtag bank needs to be connected to the power supply and the core needs to be powered, but does it need to be powered on if it is not in that bank? Does the core also ...
lixinsir FPGA/CPLD
A PDIUSBD12 question
My connection is as follows: DATA0-DATA7 P0 (AT89C51RC) ALE GND CS_N connected to the chip select output of 74LS138 SUSPEND floating CLKOUT floating INT_N P3.3 (INT1 of AT89C51RC) RD, WR RD, WR (AT89C...
vv0147 Embedded System
[TI star product limited time purchase] +LAUNCHXL-CC2640R2 development board
LAUNCHXL-CC2640R2Supports the latest Bluetooth 5 2Mbps high-speed mode Connect LaunchPad to the cloud via Bluetooth Low Energy on your smartphone Access to all I/O signals through BoosterPack connecto...
29447945 Wireless Connectivity
Quadcopter control algorithm, design principle data
I have compiled some information about the quadcopter for you. Because the attachments are too large, they are not fully uploaded. This includes some information from Renesas. Some attachments are in ...
倬彼昊天 Electronics Design Contest
About PAL output display problem
[backcolor=rgb(239, 245, 249)]For 50Hz analog video, it is converted into digital format and then input into FPGA. After adding some algorithms, it controls the output. Now, for some reasons, I cannot...
3008202060 FPGA/CPLD
FPGA22 Example (VHDL)
FPGA27 Example (VHDL) Contents: 1, 8.2 LED Control VHDL Program and Simulation 2004.8 Modification 2, 8.2 LED Control VHDL Program and Simulation.doc 3, 8.3 LCD Control VHDL Program and Simulation 200...
liwenqi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 166  241  1823  2837  493  4  5  37  58  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号