V54C365164VBT75L datasheet, PDF

Datasheet> All Categories > storage> storage> V54C365164VBT75L

V54C365164VBT75L: DescriptionSynchronous DRAM, 4MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54; Categorystorage storage; File Size454KB，54 Pages; ManufacturerMosel Vitelic Corporation ( MVC ); Websitehttp://www.moselvitelic.com

Download Datasheet Parametric Compare View All

V54C365164VBT75L Overview

Synchronous DRAM, 4MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54

V54C365164VBT75L Parametric

Parameter Name	Attribute value
Parts packaging code	TSOP2
package instruction	TSOP2,
Contacts	54
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5.4 ns
JESD-30 code	R-PDSO-G54
length	22.38 mm
memory density	67108864 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	54
word count	4194304 words
character code	4000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
width	10.16 mm
Base Number Matches	1

Preview

Download Datasheet

View All

MOSEL VITELIC

V54C365164VB

HIGH PERFORMANCE 143/133/125 MHz

3.3 VOLT 4M X 16 SYNCHRONOUS DRAM

4 BANKS X 1Mbit X 16

PRELIMINARY

System Frequency (f

)

Clock Cycle Time (t

CK3

)

Clock Access Time (t

AC3

) CAS Latency = 3

Clock Access Time (t

AC2

) CAS Latency = 2

143 MHz

7 ns

5.4 ns

5.5 ns

133 MHz

7.5 ns

5.4 ns

6 ns

8PC

125 MHz

8 ns

6 ns

125 MHz

8 ns

7 ns

Features

4 banks x 1Mbit x 16 organization

High speed data transfer rates up to 143 MHz

Full Synchronous Dynamic RAM, with all signals

referenced to clock rising edge

Single Pulsed RAS Interface

Data Mask for byte Control

Four Banks controlled by BA0 & BA1

Programmable CAS Latency: 2, 3

Programmable Wrap Sequence: Sequential or

Interleave

Programmable Burst Length:

1, 2, 4, 8 and full page for Sequential Type

1, 2, 4, 8 for Interleave Type

Multiple Burst Read with Single Write Operation

Automatic and Controlled Precharge Command

Random Column Address every CLK (1-N Rule)

Suspend Mode and Power Down Mode

Auto Refresh and Self Refresh

Refresh Interval: 4096 cycles/64 ms

Available in 54 Pin 400 mil TSOP-II

LVTTL Interface

Single +3.3 V

0.3 V Power Supply

Description

The V54C365164VB is a four bank Synchronous

DRAM organized as 4 banks x 1Mbit x 16. The

V54C365164VB achieves high speed data transfer

rates up to 143 MHz by employing a chip architec-

ture that prefetches multiple bits and then synchro-

nizes the output data to a system clock

All of the control, address, data input and output

circuits are synchronized with the positive edge of

an externally supplied clock.

Operating the four memory banks in an inter-

leaved fashion allows random access operation to

occur at higher rate than is possible with standard

DRAMs. A sequential and gapless data rate of up to

143 MHz is possible depending on burst length,

CAS latency and speed grade of the device.

Device Usage Chart

Operating

Temperature

Range

C to 70

Package Outline

•

Access Time (ns)

•

Power

•

8PC

•

Std.

•

Temperature

Mark

Blank

V54C365164VB Rev. 1.3 June 1999

V54C365164VBT75L Related Products

	V54C365164VBT75L	V54C365164VBT7	V54C365164VBT7L	V54C365164VBT75	V54C365164VBT8L	V54C365164VBT8PC	V54C365164VBT8	V54C365164VBT8PCL
Description	Synchronous DRAM, 4MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 7ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 7ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54	Synchronous DRAM, 4MX16, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
Parts packaging code	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2
package instruction	TSOP2,	TSOP2,	TSOP2,	TSOP2,	TSOP2,	TSOP2,	TSOP2,	TSOP2,
Contacts	54	54	54	54	54	54	54	54
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	5.4 ns	5.4 ns	5.4 ns	5.4 ns	7 ns	6 ns	7 ns	6 ns
JESD-30 code	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54
length	22.38 mm	22.38 mm	22.38 mm	22.38 mm	22.38 mm	22.38 mm	22.38 mm	22.38 mm
memory density	67108864 bit	67108864 bit	67108864 bit	67108864 bit	67108864 bit	67108864 bit	67108864 bit	67108864 bit
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	16	16	16	16	16	16	16	16
Number of functions	1	1	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1	1	1
Number of terminals	54	54	54	54	54	54	54	54
word count	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words	4194304 words
character code	4000000	4000000	4000000	4000000	4000000	4000000	4000000	4000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	4MX16	4MX16	4MX16	4MX16	4MX16	4MX16	4MX16	4MX16
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm
Base Number Matches	1	1	1	1	1	-	-	-

Recommended Resources

Basic application circuit of thermistorb

STK077 power amplifier circuit diagram

Little tiger circuit that can move its eyes

Low-Drop 5V regulator circuit

Audio power amplifier circuit MC3360P

Computer motherboard circuit diagram 810 1_25

Helper2416-26——Linux_Programing——File Operations: [i=s]This post was last edited by yuanlai2010 on 2014-8-3 10:34[/i] [align=center][b][font=华文楷体][size=15.0pt][color=#4169e1]Linuxprograming [/color][/size][/font][/b][b][font=华文楷体][size=15.0pt][color=...; yuanlai2010 Embedded System

[Ebit E840-DTU Review] Performance Introduction: Due to logistics and the epidemic, the development board has been received for a while. I will continue to evaluate it when I have time. E840-DTU (EC04) is a new generation of high-performance 4G DTU ...; mameng RF/Wirelessly

Learn FPGA from Teacher Xia (10) How to use ModelSim and Quartus: [flash]http://www.tudou.com/v/k1axAgdaL40/v.swf[/flash]...; soso FPGA/CPLD

Please ignore the points. Please ignore the points.: Just for points, please ignore...; 274960319 Embedded System

[X-NUCLEO-IKS01A2 Review] Unboxing and the Development Board: After receiving the express, I opened it and checked it immediately. The outer packaging was fine, but the inner packaging was the standard packaging of the STM development board. However, this develo...; zhjb1 MEMS sensors

Experts, please come! About Ethernet communication between PC and FPGA through router: Problem description: An FPGA development board implements the MAC layer, IP layer, UDP layer, and ARP protocol. The PHY uses DP83848 and runs the MII interface. Now the development board is directly c...; 爱阳阳963 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components