EEWORLDEEWORLDEEWORLD

Part Number

Search

531AB269M000DG

Description
LVPECL Output Clock Oscillator, 269MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AB269M000DG Overview

LVPECL Output Clock Oscillator, 269MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB269M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency269 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
PCI interface to load FPGA program
Dear experts, I am now working on a PCI interface to load FPGA programs, using the PCI9054 chip, and using CPLD for timing control between PCI and FPGA. The question now is:1. How to write the softwar...
xuel0532 FPGA/CPLD
The compilation of embedded assembly instructions in CCS C language fails!!!
I am debugging MSP430F5438A. To implement an unconditional jump, I need to call the assembly instruction. The assembly code I embedded is as follows: asm("BRA #0x20266"); // Jump to address 0x20266 Bu...
darkduck Microcontroller MCU
TMS320F28335 project development record 9_28335 interrupt system
[i=s]This post was last edited by Hot Ximixiu on 2019-8-18 11:29[/i]1. Interrupt systemHere we must be very clear about the DSP's interrupt system. C28XX has 16 interrupt sources, including 2 non-mask...
火辣西米秀 DSP and ARM Processors
Maintainable and portable Verilog engineering design techniques
The busy year is coming to an end. 2013 was a year of pain, entanglement, busyness, joy, happiness and happiness for me. It was like colorful silk, an extremely gorgeous year! Since we started our bus...
zjd01 FPGA/CPLD
How to check whether the data converted by ADC is missing when transmitted through UART?
Hello everyone, I am using ADI's ADuC7060 chip recently, and I want to transmit the converted data of ADC to the HyperTerminal through UART. The CPU is 32 bits, and the ADC precision is 24 bits. The o...
mhlllf Embedded System
This is a question about the principle of composition. I don't understand why a gate circuit should be added. Could you please explain it to me? Thank you!
The CPU has 16 address buses (A15-A0, A0 is the low bit), 8 bidirectional data buses (D7-D0), and the signals related to the main memory in the control bus include MREQ (memory access is allowed, low ...
xingyuezhaoyang Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2353  2121  2540  2255  1568  48  43  52  46  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号