EEWORLDEEWORLDEEWORLD

Part Number

Search

MK2049-03S

Description
Clock Generator, 49.152MHz, PDSO20, 0.300 INCH, SOIC-20
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size146KB,12 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

MK2049-03S Overview

Clock Generator, 49.152MHz, PDSO20, 0.300 INCH, SOIC-20

MK2049-03S Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOP, SOP20,.4
Contacts20
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-G20
JESD-609 codee0
length12.8 mm
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency49.152 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Master clock/crystal nominal frequency12.416 MHz
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
MK2049-02/03
Communications Clock PLLs
Description
The MK2049-02 and MK2049-03 are Phase-
Locked Loop (PLL) based clock synthesizers that
accept multiple input frequencies. With an 8 kHz
clock input as a reference, the MK2049-02/03
generate T1, E1, T3, E3, ISDN, xDSL, and other
communications frequencies. This allows for the
generation of clocks frequency-locked and phase-
locked to an 8 kHz backplane clock, simplifying
clock synchronization in communications systems.
The MK2049-02/03 can also accept a T1, E1, T3,
or E3 input clock and provide the same output for
loop timing. All outputs are frequency-locked
together and to the input.
These parts also have a jitter-attenuated buffer
capability. In this mode, the MK2049-02/03 are
ideal for filtering jitter from 27 MHz video clocks
or other clocks with high jitter.
ICS/MicroClock can customize these devices for
many other different frequencies. Contact your
ICS/MicroClock representative for more details.
Features
• Packaged in 20 pin SOIC
• Fixed input-output phase relationship on most
clock selections
• Meets the TR62411, ETS300 011, and GR-1244
specification for MTIE, Pull-in/Hold-in Range,
Phase Transients, and Jitter Generation for
Stratum 3, 4, and 4E
• Accept multiple inputs: 8 kHz backplane clock,
Loop Timing frequencies, or 10-28 MHz
• Lock to 8 kHz ±100 ppm (External mode)
• Buffer Mode allows jitter attenuation of
10–28 MHz input and x1/x0.5 or x2/x4 outputs
• Exact internal ratios enable zero ppm error
• Output clock rates include T1, E1, T3, E3, ISDN,
xDSL, and OC3 submultiples
• 5 V ±5% operation. Refer to MK2049-34 for 3.3 V
Block Diagram
VDD
4
GND
3
RESET
FS3:0
4
PLL
Clock
Synthesis,
Control, and
Jitter
Attenuation
Circuitry
Output
Buffer
Output
Buffer
Output
Buffer
CAP1
CLK1
Clock
Input
Reference
X1
Crystal
Crystal
Oscillator
X2
External/
Loop Timing
Mux
CLK2
CAP2
CLK3
8 kHz
(External
Mode only)
1
Revision 040601
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel• www.icst.com
MDS 2049-02/03 B

MK2049-03S Related Products

MK2049-03S MK2049-02 MK2049-02S MK2049-02STR MK2049-02SI MK2049-02SITR MK2049-03STR MK2049-03SI MK2049-03SITR
Description Clock Generator, 49.152MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 49.152MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 49.152MHz, PDSO20, 0.300 INCH, SOIC-20 Clock Generator, 49.152MHz, PDSO20, 0.300 INCH, SOIC-20
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code SOIC SOIC SOIC SOIC SOIC SOIC SOIC SOIC SOIC
package instruction SOP, SOP20,.4 SOP, SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4 SOP, SOP20,.4
Contacts 20 20 20 20 20 20 20 20 20
Reach Compliance Code unknown compliant unknown unknown unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
JESD-30 code R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0 e0
length 12.8 mm 12.8 mm 12.8 mm 12.8 mm 12.8 mm 12.8 mm 12.8 mm 12.8 mm 12.8 mm
Number of terminals 20 20 20 20 20 20 20 20 20
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 85 °C 85 °C 70 °C 85 °C 85 °C
Maximum output clock frequency 49.152 MHz 51.84 MHz 51.84 MHz 51.84 MHz 51.84 MHz 51.84 MHz 49.152 MHz 49.152 MHz 49.152 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP SOP SOP SOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED 225 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Master clock/crystal nominal frequency 12.416 MHz 12.96 MHz 12.352 MHz 12.352 MHz 12.352 MHz 12.352 MHz 12.416 MHz 12.416 MHz 12.416 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.65 mm 2.65 mm 2.65 mm 2.65 mm 2.65 mm 2.65 mm 2.65 mm 2.65 mm 2.65 mm
Maximum supply voltage 5.25 V 5.5 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage 4.75 V 4.5 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED 30 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) - IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Encapsulate equivalent code SOP20,.4 - SOP20,.4 SOP20,.4 SOP20,.4 SOP20,.4 SOP20,.4 SOP20,.4 SOP20,.4
power supply 5 V - 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Base Number Matches 1 1 1 1 1 1 1 - -
Is Samacsys - N N N N N - - -
Moderator, why can't I find the address of ADC_DB0RH in the registermap of STM8S207?
Download (72.38 KB) 2010-9-21 14:23As the title says:Why can't I find the address of ADC_DB0RH in the register map of STM8S207?When the ADC is set in buffer scan mode, what are the addresses of ADC_DB...
huangnian stm32/stm8
Research on Control Strategy of Three-phase Active Filter
With the continuous development of power electronics technology, more and more power electronic devices are widely used in various fields. However, the inherent nonlinearity of power electronic device...
pushi Power technology
Can DC 24V and DC 110V share the same ground?
As the title says, please tell me prawns...
xiaohun Analog electronics
I would like to ask some computer hardware knowledge
What is the difference between registers and memory? On registers, does "one opcode + one operand" equal one microinstruction? One microinstruction is a step in completing a machine instruction, right...
major888 Embedded System
[TI course sharing] + Efficient development of low-energy products should start with MSP432
The topic I recommend to you here is "MSP432 Product Training", and its link URL is [url=https://training.eeworld.com.cn/TI/show/course/521][u]https://training.eeworld.com.cn/TI/show/course/521[/u][/u...
jinglixixi TI Technology Forum
Fly-Buck Design Guide
The article is very good, I recommend you to take a look....
dontium Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2517  1042  363  1104  2371  51  21  8  23  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号