EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT645CTL

Description
Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CQCC20, LCC-20
Categorylogic    logic   
File Size157KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT74FCT645CTL Overview

Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CQCC20, LCC-20

IDT74FCT645CTL Parametric

Parameter NameAttribute value
Parts packaging codeQLCC
package instructionQCCN,
Contacts20
Reach Compliance Codeunknown
Other featuresWITH DIRECTION CONTROL
seriesFCT
JESD-30 codeS-CQCC-N20
JESD-609 codee0
length8.89 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS TRANSCEIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeSQUARE
Package formCHIP CARRIER
propagation delay (tpd)4.1 ns
Certification statusNot Qualified
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
width8.89 mm
Base Number Matches1
FAST CMOS OCTAL
BIDIRECTIONAL
TRANSCEIVERS
Integrated Device Technology, Inc.
IDT54/74FCT245T/AT/CT/DT - 2245T/AT/CT
IDT54/74FCT640T/AT/CT
IDT54/74FCT645T/AT/CT/DT
FEATURES:
• Common features:
– Low input and output leakage
≤1µA
(max.)
– CMOS power levels
– True TTL input and output compatibility
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
– Meets or exceeds JEDEC standard 18 specifications
– Product available in Radiation Tolerant and Radiation
Enhanced versions
– Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
– Available in DIP, SOIC, SSOP, QSOP, CERPACK
and LCC packages
• Features for FCT245T/FCT640T/FCT645T:
– Std., A, C and D speed grades
– High drive outputs (-15mA I
OH
, 64mA I
OL
)
• Features for FCT2245T:
– Std., A and C speed grades
– Resistor outputs (-15mA I
OH
, 12mA I
OL
Com.)
(-12mA I
OH
, 12mA I
OL
Mil.)
– Reduced system switching noise
DESCRIPTION:
The IDT octal bidirectional transceivers are built using an
advanced dual metal CMOS technology. The FCT245T/
FCT2245T, FCT640T and FCT645T are designed for asyn-
chronous two-way communication between data buses. The
transmit/receive (T/
R
) input determines the direction of data
flow through the bidirectional transceiver. Transmit (active
HIGH) enables data from A ports to B ports, and receive
(active LOW) from B ports to A ports. The output enable (
OE
)
input, when HIGH, disables both A and B ports by placing
them in HIGH Z condition.
The FCT245T/FCT2245T and FCT645T transceivers have
non-inverting outputs. The FCT640T has inverting outputs.
The FCT2245T has balanced drive outputs with current
limiting resistors. This offers low ground bounce, minimal
undershoot and controlled output fall times- reducing the need
for external series terminating resistors. The FCT2xxxT parts
are plug-in replacements for FCTxxxT parts.
FUNCTIONAL BLOCK DIAGRAM
T/R
OE
A
0
B
0
A
1
B
1
A
2
B
2
A
3
B
3
A
4
B
4
A
5
B
5
A
6
B
6
A
7
B
7
FCT245T/2245T, FCT645T are non-inverting options.
FCT640T is the inverting options.
2539 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
PIN CONFIGURATIONS
T/R
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
GND
1
2
3
4
5
6
7
8
9
10
20
19
P20-1
D20-1
SO20-2
SO20-7*
SO20-8**
&
E20-1
18
17
16
15
14
13
12
11
Vcc
OE
B
0
B
1
B
2
B
3
B
4
B
5
B
6
B
7
2539 drw 02
DIP/SOIC/SSOP/QSOP/CERPACK
TOP VIEW
*FCT245T/2245T, FCT645T only.
**FCT245T/2245T, FCT640T
INDEX
A
2
A
3
A
4
A
5
A
6
A
1
A
0
T/R
Vcc
OE
3
4
5
6
7
8
2
20 19
18
1
17
16
15
14
9 10 11 12 13
L20-2
B
0
B
1
B
2
B
3
B
4
A
7
GND
B
7
B
6
B
5
2539 drw 03
LCC
TOP VIEW
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1995
Integrated Device Technology, Inc.
AUGUST 1995
DSC-4611/4
6.9
1
Use FPGA to control RTL8019AS and write initialization module in Verilog
I want to use FPGA to control the RTL8019AS network card chip. Since I don't know much about Verilog, I don't know how to write the initialization program for RTL8019AS? That is, how to set the values...
林泉 FPGA/CPLD
Large Capacity ECG Monitoring System Based on DSP
Large Capacity ECG Monitoring System Based on DSP [size=4] [/size] [size=4][/size]...
Jacktang DSP and ARM Processors
Super cool! Two of the coolest alternative mobile phones
Cigarette phone This cigarette phone is a gift for smokers. On the surface, it is a pack of Zhonghua cigarettes, but inside or on the back is a mobile phone radio speaker with LED display and camera f...
xyh_521 Creative Market
Pre-registration for the live broadcast with prizes | High-speed bus PCIe5.0 technology development and testing sharing
In a computer system, the bus is a common channel for the CPU, memory, input and output devices to transmit information; the various components of the host are connected through the bus, and external ...
EEWORLD社区 Test/Measurement
Why is my running light so difficult to fix?
StartFragmentWhy are there so many errors?...
xiaohaowen567 stm32/stm8
π-type LC filter design problem!
I'm working on a topic recently. The system is powered by a 12V switching power supply. I need to use the MP2225 step-down chip to reduce the 12V to 5V, with a maximum output current of 5A. I want to ...
燕园技术宅 Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2653  154  1458  1694  1104  54  4  30  35  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号