EEWORLDEEWORLDEEWORLD

Part Number

Search

DMZ1301-9ERD3HF

Description
DC-DC Regulated Power Supply Module, 1 Output, 50W, Hybrid, METAL, CASE M02, MODULE
CategoryPower/power management    The power supply circuit   
File Size147KB,4 Pages
ManufacturerBel Fuse
Download Datasheet Parametric View All

DMZ1301-9ERD3HF Overview

DC-DC Regulated Power Supply Module, 1 Output, 50W, Hybrid, METAL, CASE M02, MODULE

DMZ1301-9ERD3HF Parametric

Parameter NameAttribute value
Brand NamePower-One
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeMODULE
package instruction,
Manufacturer packaging codeCASE M02
Reach Compliance Codecompliant
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage220 V
Minimum input voltage44 V
JESD-30 codeR-MXMA-X
JESD-609 codee0
Number of functions1
Output times1
Maximum operating temperature71 °C
Minimum operating temperature-40 °C
Maximum output voltage13.2 V
Minimum output voltage2 V
Nominal output voltage12 V
Package body materialMETAL
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelOTHER
Terminal surfaceTIN LEAD
Terminal formUNSPECIFIED
Terminal locationUNSPECIFIED
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output50 W
Fine-tuning/adjustable outputYES
Base Number Matches1
M Series
50 Watt DC-DC Converters
Wide input voltage from 8...372 V DC
1, 2 or 3 isolated outputs up to 48 V DC
4 kV AC I/O electric strength test voltage
LGA
• Rugged electrical and mechanical design
• Outputs individually controlled with excellent
dynamic properties
• Operating ambient temperature range
–40...71°C
Selection chart
Output 1
Output 2
U
o nom
I
o nom
U
o nom
I
o nom
[V DC] [A] [V DC] [A]
5.1
8
-
-
12
4
-
-
15
3.4
-
-
24
2
-
-
48
1
-
-
12
2
12
2
15
1.7
15
1.7
5.1
5
12
0.7
5.1
5
15
0.6
Output 1
Output 2
U
o nom
I
o nom
U
o nom
I
o nom
[V DC] [A] [V DC] [A]
5.1
8
-
-
12
4
-
-
15
3.4
-
-
24
2
-
-
48
1
-
-
12
2
12
2
15
1.7
15
1.7
5.1
5
12
0.7
5.1
5
15
0.6
Output 3
U
o nom
I
o nom
[V DC] [A]
-
-
-
-
-
-
-
-
-
-
-
-
-
-
12
0.7
15
0.6
Type
Input voltage
8...35 V DC
AM 1001-7R
AM 1301-7R
AM 1501-7R
AM 1601-7R
AM 1901-7R
AM 2320-7
AM 2540-7
AM 3020-7
AM 3040-7
Type
Type
Input voltage Input voltage
14...70 V DC 20...100 V DC
BM 1001-7R FM 1001-7R
BM 1301-7R FM 1301-7R
BM 1501-7R FM 1501-7R
BM 1601-7R FM 1601-7R
BM 1901-7R FM 1901-7R
BM 2320-7
FM 2320-7
BM 2540-7
FM 2540-7
BM 3020-7
FM 3020-7
BM 3040-7
FM 3040-7
Options
-9, P, D, V, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, A, H, F
-9, P, D, V, A, H, F
-9, P, D, V, A, H, F
Options
Output 3
Type
Type
Type
U
o nom
I
o nom
Input voltage Input voltage Input voltage
[V DC] [A] 28...140 V DC 44...220 V DC 88...372 V DC
-
-
CM 1001-7R DM 1001-7R LM 1001-7R
-
-
CM 1301-7R DM 1301-7R LM 1301-7R
-
-
CM 1501-7R DM 1501-7R LM 1501-7R
-
-
CM 1601-7R DM 1601-7R LM 1601-7R
-
-
CM 1901-7R DM 1901-7R LM 1901-7R
-
-
CM 2320-7
DM 2320-7
LM 2320-7
-
-
CM 2540-7
DM 2540-7
LM 2540-7
12
0.7
CM 3020-7
DM 3020-7
LM 3020-7
15
0.6
CM 3040-7
DM 3040-7
LM 3040-7
-9, E, P, D, V, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, A, H, F
-9, E, P, D, V, A, H, F
-9, E, P, D, V, A, H, F
CM, DM and LM types available as CMZ, DMZ and LMZ class II equipment
2/12.2000
www.power-one.com
1
I use ISE10.1, but when I create a new file, there is no chipscope file format in the directory I open. Can someone help me?
After installing the software, chipscope and other software are installed, but when I open it, I can't find the chipscope file format. Do I need to import it? How can I solve this problem?...
刘皓辰 FPGA/CPLD
The long-awaited prize finally came out - received the TI event prize
Finally received the prize from TI Precision Labs Signal Chain Premium Course Campaign --- the thermos cup is very pretty......
Orima Talking
Q&A: How to use multiple clock pins on an FPGA?
Hello everyone: I see that there are multiple clock input pins on the FPGA chip, but the board I have only has one clock crystal connected to one pin. How can I use the other clock pins? Thank you!...
xunxun109 FPGA/CPLD
PADSLAYOUT2007
Engineers who want to learn PADSLAYOUT2007 can take a look, it's good stuff...
潜水鱼 PCB Design
High-Density PCB Layout for DC/DC Converters, Part 2
[align=left]Reprinted from: deyisupport[/align] [align=left]As I mentioned in Part 1, the printed circuit board (PCB) area dedicated to power management is a huge constraint for system designers. Redu...
okhxyyo Analogue and Mixed Signal
How much does a cyclone chip usually cost?
How much does a cyclone chip usually cost?...
niaozaijiao FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 777  2830  2907  348  508  16  57  59  8  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号