TECHNICAL DATA
8-B
IT
S
ERIAL
-I
NPUT
/P
ARALLEL
-O
UTPUT
S
HIFT
R
ESISTER
High-Performance Silicon-Gate CMOS
IN74HCT164A
The IN74HCT164A may be used as a level converter for
interfacing TTL or NMOS outputs to high-speed CMOS inputs.
The IN74HCT164A is identical in pin out to the LS/ALS164.
•
•
•
•
TTL/NMOS-Compatible Input Levels.
Outputs Directly Interface to CMOS, NMOS and TTL.
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1.0
µA
ORDERING INFORMATION
IN74HCT164AN Plastic
IN74HCT164AD SOIC
T
A
= -55° to 125° C for all
packages
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 14 =V
CC
PIN 7 = GND
Reset
L
H
H
H
FUNCTION TABLE
Inputs
Clock
X
Outputs
Q
A
Q
B
... Q
H
L L ... L
no change
D Q
An
... Q
Gn
D Q
An
... Q
Gn
A1
X
X
H
D
A2
X
X
D
H
D = data input
X = don’t care
Q
An
- Q
Gn
= data shifted from the previous stage
on a rising edge at the clock input.
Rev. 00
IN74HCT164A
MAXIMUM RATINGS
*
Parameter
Value
DC Supply Voltage (Referenced to GND)
-0.5 to +7.0
DC Input Voltage (Referenced to GND)
-1.5 to V
CC
+1.5
DC Output Voltage (Referenced to GND)
-0.5 to V
CC
+0.5
DC Input Current, per Pin
±20
DC Output Current, per Pin
±25
DC Supply Current, V
CC
and GND Pins
±50
Power Dissipation in Still Air, Plastic DIP+
750
SOIC Package+
500
Tstg
Storage Temperature
-65 to +150
T
L
Lead Temperature, 1 mm from Case for 10
260
Seconds
(Plastic DIP or SOIC Package)
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from -55° to 125°C
SOIC Package: : - 7 mW/°C from -55° to 125°C
Symbol
V
CC
V
IN
V
OUT
I
IN
I
OUT
I
CC
P
D
Unit
V
V
V
mA
mA
mA
mW
°C
°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
IN
, V
OUT
T
A
t
r
, t
f
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage, Output Voltage (Referenced to GND)
Operating Temperature, All Package Types
Input Rise and Fall Time (Figure 1)
Min
4.5
0
-55
0
Max
5.5
V
CC
+125
500
Unit
V
V
°C
ns
This device contains protection circuitry to guard against damage due to high static voltages or
electric fields. However, precautions must be taken to avoid applications of any voltage higher than
maximum rated voltages to this high-impedance circuit. For proper operation, V
IN
and V
OUT
should be
constrained to the range GND≤(V
IN
or V
OUT
)≤V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V
CC
).
Unused outputs must be left open.
Rev. 00
IN74HCT164A
AC ELECTRICAL CHARACTERISTICS(V
CC
=5.0 V
±
10%, C
L
=50pF, Input t
r
=t
f
=6.0 ns)
Symbol
Parameter
Guaranteed Limit
25
°C ≤85°C
≤125
to
°C
-55°C
30
24
20
38
41
15
48
52
19
10
Typical @25°C,V
CC
=5.0 V
Unit
f
max
t
PLH
, t
PHL
t
PHL
t
TLH
, t
THL
C
IN
Maximum Clock Frequency (50% Duty
Cycle) (Figures 1 and 4)
Maximum Propagation Delay,Clock to Q
(Figures 1 and 4)
Maximum Propagation Delay,Reset to Q
(Figures 2 and 4)
Maximum Output Transition Time, Any
Output (Figures 1 and 4)
Maximum Input Capacitance
Power Dissipation Capacitance (Per Package)
Used to determine the no-load dynamic
power
consumption:
2
P
D
=C
PD
V
CC
f+I
CC
V
CC
MHz
ns
ns
ns
pF
58
63
22
C
PD
360
pF
TIMING REQUIREMENTS
(C
L
=50pF,Input t
r
=t
f
=6.0 ns)
Symbol
t
SU
t
h
Parameter
Minimum Setup Time,A1
or A2 to Clock (Figure 3)
Minimum Hold Time,
Clock to A1 or A2 (Figure
3)
Minimum Recovery Time,
Reset Inactive to Clock
(Figure 2)
Minimum Pulse Width,
Reset (Figure 2)
Minimum Pulse Width,
Clock (Figure 1)
Guaranteed Limit
25
°C
to
≤85°C
≤125°C
-55°C
7
8
9
5
5
5
Unit
ns
ns
t
rec
5
5
5
ns
t
w
t
w
12
12
15
15
20
20
ns
ns
Rev. 00
Embedded System
京公网安备 11010802033920号
EEWORLD
