EEWORLDEEWORLDEEWORLD

Part Number

Search

EH1320ETTTS-120.000M

Description
CRYSTAL OSCILLATOR, CLOCK, 120 MHz, LVCMOS OUTPUT, ROHS COMPLIANT, METAL, DIP-14/4
CategoryPassive components    oscillator   
File Size164KB,6 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

EH1320ETTTS-120.000M Overview

CRYSTAL OSCILLATOR, CLOCK, 120 MHz, LVCMOS OUTPUT, ROHS COMPLIANT, METAL, DIP-14/4

EH1320ETTTS-120.000M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee3
Manufacturer's serial numberEH13
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency120 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size20.8mm x 13.2mm x 5.08mm
longest rise time4 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Base Number Matches1
EH1320ETTTS-120.000M
EH13 20
Series
RoHS Compliant (Pb-free) 3.3V 14 Pin DIP Metal
Thru-Hole LVCMOS High Frequency Oscillator
Frequency Tolerance/Stability
±20ppm Maximum
Package
Operating Temperature Range
-40°C to +85°C
RoHS
Pb
Nominal Frequency
120.000MHz
ET T TS -120.000M
Pin 1 Connection
Tri-State (High Impedance)
Duty Cycle
50 ±5(%)
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
120.000MHz
±20ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the
Operating Temperature Range, Supply Voltage Changem Output Load Change, Output Load Change, 1st
Year Aging at 25°C, Shock, and Vibration)
±5ppm/year Maximum
-40°C to +85°C
3.3Vdc ±0.3Vdc
35mA Maximum (No Load)
2.7Vdc Minimum (IOH = -8mA)
0.5Vdc Maximum (IOL = +8mA)
4nSec Maximum (Measured at 20% to 80% of waveform)
50 ±5(%) (Measured at 50% of waveform)
15pF Maximum
CMOS
Tri-State (High Impedance)
70% of Vdd Minimum to Enable Output, 20% of Vdd Maximum to Disable Output, No Connect to Enable
Output.
±250pSec Maximum, ±100pSec Typical
±50pSec Maximum, ±40pSec Typical
10mSec Maximum
-55°C to +125°C
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
Absolute Clock Jitter
One Sigma Clock Period Jitter
Start Up Time
Storage Temperature Range
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
Fine Leak Test
Gross Leak Test
Lead Integrity
Mechanical Shock
Resistance to Soldering Heat
Resistance to Solvents
Solderability
Temperature Cycling
Vibration
MIL-STD-883, Method 1014, Condition A
MIL-STD-883, Method 1014, Condition C
MIL-STD-883, Method 2004
MIL-STD-202, Method 213, Condition C
MIL-STD-202, Method 210
MIL-STD-202, Method 215
MIL-STD-883, Method 2003
MIL-STD-883, Method 1010
MIL-STD-883, Method 2007, Condition A
www.ecliptek.com | Specification Subject to Change Without Notice | Rev C 3/11/2011 | Page 1 of 6
The sadness and helplessness of a female programmer
The sadness and helplessness of a female programmer. To be honest, I am really tired. I work hard and hard, struggle with men, stay up late and work overtime until the early morning, and am exhausted ...
tiankai001 Talking
Startup Code
Can anyone explain what this code means?IF :DEF:__MICROLIBEXPORT __initial_spEXPORT __heap_baseEXPORT __heap_limitELSEIMPORT __use_two_region_memoryEXPORT __user_initial_stackheap__user_initial_stackh...
xinbako stm32/stm8
Understanding of FPGA DCM clock management unit
Looking at the Xilinx Datasheet, you will notice that Xilinx FPGAs do not have PLLs. In fact, DCM is a time management unit. ----------------------------------------------------- [b]DCM Overview[/b] D...
sadlife1000 FPGA/CPLD
TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest
TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest[[i] This post was last edited by qwqwqw2088 on 2013-7-11 23:13 [/i]]...
qwqwqw2088 Analogue and Mixed Signal
ADC0 and ADC1 sample signals separately, how to write interrupts? [LM3S]
Should the base addresses of ADC be ADC0_BASE andADC1_BASE respectively, or should they be unified asADC_BASE? Also, should interrupts be written for both modules or just one? I'm a little dizzy after...
喜鹊王子 Microcontroller MCU
CAM Training Manual
Practical Information---CAM Training Manual...
frozenviolet Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1723  925  966  1408  1112  35  19  20  29  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号