531MB1063M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB1063M00DGR

531MB1063M00DGR: DescriptionLVPECL Output Clock Oscillator, 1063MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB1063M00DGR Overview

LVPECL Output Clock Oscillator, 1063MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1063M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1063 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The third protection circuit to prevent short circuit when the motor is started in reverse

CS7232 touch stepless dimming light circuit (2)

Light control cycle light circuit

Circuit diagram of mechanical wrench controlled by electro-hydraulic relay

Constant current source charging sawtooth wave circuit

Computer motherboard circuit diagram 815 5_04

Why should the PFC bandwidth be controlled at 10~20Hz?: Help, why should the PFC bandwidth be controlled at 10~20Hz? I wonder if any of you can explain this to me, thank you~~...; ohahaha Analogue and Mixed Signal

After using the synchronization chain to handle metastability, there may still be inconsistencies between the input logic and the output logic, right? ? ?: When dealing with metastability, many materials say that using a synchronization chain (multiple D flip-flops) can greatly reduce the problem of metastability. I think its role is to make the input of...; eeleader FPGA/CPLD

AVRJTAG emulator complete home made: Homemade Instructions [url]http://bbs.21ic.com/upfiles/img/20079/200791083935955.pdf[/url] Homemade Schematic [url]http://bbs.21ic.com/upfiles/img/20079/20079108408128.pdf[/url] Bootloader [url]http:/...; njlianjian Microchip MCU

Regarding the use of FPGA language to implement VGA display color bar simulation, it always fails.. Help. There are source programs and simulation screenshots.: library ieee; use ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity vga isport(reset : in std_logic;clk : in std_logic;vga_hs_control : out std_logic;vga_v...; lxbbd FPGA/CPLD

Question from tny276: [backcolor=rgb(239, 245, 249)]I am a newbie and would like to ask you a question. I want to use TNY276 to make a power supply with 220v input and +5v +12v -12v output, single-ended flyback. The +5v ou...; lhwaizhu Power technology

Is there a mechanism similar to "PostThreadMessage" in Windows to send messages to tasks in vxworks?: Is there a mechanism similar to "PostThreadMessage" in Windows to send messages to tasks in vxworks? There is no need to create a message queue by yourself, just use the message queue of the vxwork ta...; lcllcl20031 Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components