EEWORLDEEWORLDEEWORLD

Part Number

Search

ACVX1240-FREQ-L-G-OUT1

Description
VCXO, Sine, VCXO, SINE OUTPUT, 8 MHz - 52 MHz, FULL SIZE, DIP-4
CategoryPassive components    oscillator   
File Size122KB,1 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ACVX1240-FREQ-L-G-OUT1 Overview

VCXO, Sine, VCXO, SINE OUTPUT, 8 MHz - 52 MHz, FULL SIZE, DIP-4

ACVX1240-FREQ-L-G-OUT1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Base Number Matches1
SINE OUTPUT • FULL-SIZE DIP
VOLTAGE-CONTROLLED CRYSTAL OSCILLATORS
ACVX1240
FEATURES:
• Sine Wave Output 0 dBm min. into 50
.
• Extended Temperature available.
• Reduced EMI.
• Wide Pulling.
APPLICATIONS:
• Phase Locked Loops (PLL) Circuit.
• EMI Reductions meet FCC Requirements.
• Synthesizers.
STANDARD SPECIFICATIONS
PARAMETERS
Frequency Range
Operating Temperature
Storage Temperature
Frequency Stability
Supply Voltage
Input Current
Output Load
Output Voltage
Transfer Function
Voltage Control
Frequency Deviation
Linearity
Harmonics
Input Impedance
Start-up Time
(F
o
)
(T
OPR
)
(T
STO
)
(
∆F
/ F
o
)
(V
dd
)
(I
dd
)
SPECIFICATIONS
8.0 MHz - 52.0 MHz
0°C to + 70°C
(See Options)
-55°C to + 125°C
± 50 ppm max
(See Options)
5 Vdc ± 5%
35 mA max.
50
0 dBm min.
Positive
2.5 Vdc ± 2.0 Vdc
± 100 ppm min.
(See Options)
± 10% max.
- 30 dBc
min.
50 k
min.
10 ms max.
(Vc)
(T
OSC
)
Please Inquire factory for higher frequencies, other pulling specs.,
control voltage range or linearity.
For test circuit, waveforms, please see page 67.
Environmental and mechanical specifications on page 68, Group 1.
Marking, see page 79.
ORDERING OPTIONS
AC V X1240 - Frequency - Temperature - Overall Frequency Stability
-
Pulling - Value Added
XX.XXXXX MHz
-D for -10°C
-E for -20°C
-F for -30°C
-N for -30°C
-L for -40°C
to
to
to
to
to
+ 60°C
+ 70°C
+ 70°C
+ 85°C
+ 85°C
-J
-R
-K
-H
for ± 20 ppm max
for ± 25 ppm max
for ± 30 ppm max
for ± 35 ppm max.
-N15 ± 150 ppm min.
PIN
N0.
FUNCTION
Voltage Control Vc
GND / Case
Output
V
c c
1
7
8
14
-G
Gull Wing*
-QXX (Trimmed Leads) *
* Found on Page 73.
ABRACON
- 50 -
®
NOTE: Left blank if standard
All specifications and markings subject to change without notice
C O R P O R AT I O N
29 Journey • Aliso Viejo, CA 92656 • USA
(949) 448-7070
F
AX
: (949) 448-8484
E-
MAIL
:
abinfo
@
abracon.com •
I
NTERNET
A
DDRESS
:
www.abracon.com
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Eliminating Current Transformers - Part 2: Overcoming the Drawbacks of Using Shunt Current Sensors
Reposted from deyisupport [align=left][color=#000]A particular drawback of using shunts is that they generate power dissipation in existing front-end circuits. Some standards limit the maximum power d...
maylove Analogue and Mixed Signal
Why are some classes in my Windows mobile program not recognized? 100 points online
And it is clearly written in MSDN that it is supported. Platforms Windows 98, Windows 2000 SP4, Windows CE, Windows Millennium Edition, [color=#FF0000]Windows Mobile for Pocket PC[/color], Windows Mob...
lixue51 Embedded System
The WiFi module of Xunwei's 4412 development board cannot be started under Ubuntu, please help
[font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]iTOP-4412 development board[/size][/font][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]As the title says, the wifi module is mt6620, whi...
luoluomantu Embedded System
White Tiger Stream Scenic Area, Changping, Beijing (Photos)
Introduction   Located in Yangfang Town, Changping District, it belongs to the remnant of Taihang Mountain and is known as the "Shenling Thousand Peaks". With an altitude of 850 meters, the scenic are...
maker Talking
【MP430 Sharing】Reversing radar design based on MSP430 microcontroller
This paper introduces in detail an ultrasonic pulse ranging warning reversing radar system based on MSP430 single chip microcomputer. The system uses the propagation speed of ultrasonic waves in the a...
hangsky Microcontroller MCU
(Repost) F2FS file system architecture and principle analysis (Part 2) - Disk layout
[b][size=3]Reprinted from [url]http://blog.chinaunix.net/uid-28989651-id-3890455.html[/url][/size] [/b][b]3 Analysis of the disk layout of the F2FS file system[/b][align=left] F2FS divides the entire ...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 597  2206  2099  1286  646  13  45  43  26  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号