VSPML634D-644.5313MHZ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> VSPML634D-644.5313MHZ

VSPML634D-644.5313MHZ: DescriptionSAW Oscillator, 644.5313MHz Nom; CategoryPassive components oscillator; File Size199KB，2 Pages; ManufacturerConnor-Winfield; Websitehttp://www.conwin.com/

Download Datasheet Parametric Compare View All

VSPML634D-644.5313MHZ Overview

SAW Oscillator, 644.5313MHz Nom

VSPML634D-644.5313MHZ Parametric

Parameter Name	Attribute value
Reach Compliance Code	unknown
Other features	DIFFERENTIAL LVPECL OUTPUT WITH ENABLE/DISABLE FUNCTION
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	0.4 ns
Frequency offset/pull rate	100 ppm
frequency stability	150%
linearity	20%
Installation features	SURFACE MOUNT
Nominal operating frequency	644.5313 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	SAW OSCILLATOR
Output compatibility	LVPECL
physical size	13.97mm x 8.89mm x 4.06mm
longest rise time	0.4 ns
Maximum slew rate	80 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

THE CONNOR-WINFIELD CORP.

2111 COMPREHENSIVE DRIVE.

AURORA, IL 60505.

FAX (630) 851-5040.

PHONE (630) 851-4722.

HTTP://WWW.CONWIN.COM

PRODUCT

D ATA

SHEET

CRYSTAL CONTROLLED OSCILLATORS

3.3V SURFACE MOUNT VCSO OSCILLATOR

ABSOLUTE MAXIMUM RATINGS

PARAMETER

Storage Temperature

Supply Voltage

Control Voltage

(Vcc)

(Vc)

UNITS

MINIMUM

-55

-0.5

NOMINAL

MAXIMUM

125

7.0

UNITS

°C

Vdc

TABLE 2.0

MINIMUM

NOMINAL

622.0800

644.5313

666.5143

690.5692

693.4830

3.3

-70

-105

-145

-155

MAXIMUM

UNITS

NOTE

TABLE 1.0

NOTE

CW 0434

VSPML634D

622.08M

VSPML634D

DESCRIPTION

OPERATING SPECIFICATIONS

PARAMETER

Center Frequency

Frequency Stability

Operating Temperature Range

Supply Voltage

Supply Current

Jitter (BW=10Hz to 20MHz)

Jitter (BW=12kHz to 80MHz)

SSB Phase Noise at 100Hz offset

SSB Phase Noise at 1KHz offset

SSB Phase Noise at 10KHz offset

SSB Phase Noise at 100KHz offset

(Fo)

-150

-40

150

3.465

3.0

0.5

MHz

ppm

°C

Vdc

ps rms

dBc/Hz

(Vcc)

(Icc)

3.135

The Connor-Winfield

VSPML634D is a 3.3V Voltage

Controlled SAW Oscillator

(VCSO) with Differential LVPECL

outputs and a CMOS

Enable/Disable input. The

VSPML634D is designed for use

with PLL systems in SONET/SDH

systems requiring low jitter and

tight stability. No uses of

multiplication schemes are used

in this oscillator design.

INPUT CHARACTERISTICS

PARAMETER

Control Voltage Range

Pull Slope

Absolute Pull Range (APR)

Monotonic Linearity

Input Impedance

Modulation Bandwidth (3dB)

CMOS - Enable Input Voltage

CMOS - Disable Input Voltage

(High)

(Low)

(Vih)

(Vil)

(Vc)

MINIMUM

0.3

+/-100

-20

2.0

NOMINAL

1.65

250

50K

MAXIMUM

3.0

0.4

UNITS

Vdc

ppm / V

ppm

Ohm

KHz

Vdc

TABLE 3.0

NOTE

FEATURES

J LEADED SURFACE MOUNT PACKAGE

3.3V OPERATION

LOW JITTER <0.5pS RMS

TABLE 4.0

FREQUENCY STABILITY: ±150ppm

TEMPERATURE RANGE: -40 to 85°C

LOW VOLTAGE PECL OUTPUT CHARACTERISTICS

PARAMETER

LOAD

Voltage (High)

Voltage (Low)

Duty Cycle at 50% Level

Rise / Fall Time 20% to 80%

(Voh)

(Vol)

MINIMUM

2.275

NOMINAL

250

MAXIMUM

1.68

400

UNITS

Ohms

Vdc

NOTE

DIFFERENTIAL LVPECL OUTPUTS

ENABLE / DISABLE FUNCTION

TAPE AND REEL PACKAGING

PACKAGE CHARACTERISTICS

Package

Notes

1.0

2.0

3.0

4.0

5.0

TABLE 5.0

Hermetically sealed, J leaded ceramic surf ace mount package.

ORDERING INFORMATION

Frequency stability vs. temperature. Control voltage (Vc) = 1.65 Vdc.

Referenced to Fo @ 25°C. Positive Slope.

Absolute pull range (APR) is the minimum guaranteed pul l range of the VCXO under all conditions for ten year lifetime

operation. The APR is referenced to Fo.

With no connect on the enable / disable pin (pin 2) output is enabled. W hen oscillator is disabled the true output is in a

low state (Vol) and the complementary output is in the high stat e (VoH)

50 ohm termination into Vcc -2V or Thevein equivalent.

VSPML634D - 622.08MHz

VCSO

SERIES

CENTER

FREQUENCY

Specifications subject to change without notice.

DATA SHEET #:

Vs012

PAGE

REV:

DATE:

12/14/04

VSPML634D-644.5313MHZ Related Products

	VSPML634D-644.5313MHZ	VSPML634D-666.5143MHZ	VSPML634D-693.483MHZ
Description	SAW Oscillator, 644.5313MHz Nom	SAW Oscillator, 666.5143MHz Nom	SAW Oscillator, 693.483MHz Nom
Reach Compliance Code	unknown	unknown	unknown
Other features	DIFFERENTIAL LVPECL OUTPUT WITH ENABLE/DISABLE FUNCTION	DIFFERENTIAL LVPECL OUTPUT WITH ENABLE/DISABLE FUNCTION	DIFFERENTIAL LVPECL OUTPUT WITH ENABLE/DISABLE FUNCTION
Maximum control voltage	3 V	3 V	3 V
Minimum control voltage	0.3 V	0.3 V	0.3 V
maximum descent time	0.4 ns	0.4 ns	0.4 ns
Frequency offset/pull rate	100 ppm	100 ppm	100 ppm
frequency stability	150%	150%	150%
linearity	20%	20%	20%
Installation features	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT
Nominal operating frequency	644.5313 MHz	666.5143 MHz	693.483 MHz
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Oscillator type	SAW OSCILLATOR	SAW OSCILLATOR	SAW OSCILLATOR
Output compatibility	LVPECL	LVPECL	LVPECL
physical size	13.97mm x 8.89mm x 4.06mm	13.97mm x 8.89mm x 4.06mm	13.97mm x 8.89mm x 4.06mm
longest rise time	0.4 ns	0.4 ns	0.4 ns
Maximum slew rate	80 mA	80 mA	80 mA
Maximum supply voltage	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
maximum symmetry	55/45 %	55/45 %	55/45 %
Base Number Matches	1	1	-

Recommended Resources

Top octave generator

Field output circuit: TDA8354Q circuit diagram

clock pulse coupling circuit

Metal detector circuit using phase locked loop IC

Triangular wave generator circuit

Application circuit of TWH9513

The program can loop, but it gets stuck after a while: The program is burned into a function loop, and it gets stuck after running for a while. When debugging with J-link, it gets stuck at hardfault hander(). I checked LR=0xfffffff9, and someone on the In...; ywlzh stm32/stm8

The national competition is tomorrow. What are you doing today?: The national competition is tomorrow. What are you doing now? Are you making the final sprint? Or are you preparing to buy tickets and pack your bags to go home? The national competition is really exp...; 他们逼我做卧底 Electronics Design Contest

Looking for asm330lxh driver!!!: Looking for asm330lxh driver!!!...; 千千子歌 MEMS sensors

Share post: Just completed FPGA interpolation filter design: [b]1 Project Background (Source Code Download Exchange Tutorial Group: 544453837) [/b] [b]1.1 Multi-sampling Rate Digital Filter [/b] [align=left] [color=rgb(51, 51, 51)] [font=punctuation, Microsoft ...; guyu_1 FPGA/CPLD

Signal (digital) ground and analog ground processing: [table=98%] [tr][td][img=10,0]data:image/gif;base64,R0lGODlhAQABAIAAAP///wAAACH5BAEAAAAALAAAAAABAAEAAAICRAEAOw==[/img][/td][td]Hello everyone! I have designed a power supply, which uses a single-chip ...; xujian2000 Integrated technical exchanges

Electronic Components Basics: Basic Text Materials on Electronic Components...; fighting Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components