IDT79R3010AE-37G datasheet, PDF

IDT79R3010AE-37G: DescriptionFloating Point Accelerator, 32-Bit, CMOS, CPGA84, CAVITY DOWN, PGA-84; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，10 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT79R3010AE-37G Overview

Floating Point Accelerator, 32-Bit, CMOS, CPGA84, CAVITY DOWN, PGA-84

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	PGA
package instruction	CAVITY DOWN, PGA-84
Contacts	84
Reach Compliance Code	not_compliant
ECCN code	3A001.A.3
barrel shifter	NO
boundary scan	NO
Bus compatibility	R3000A; R3001
maximum clock frequency	74.07 MHz
External data bus width	32
JESD-30 code	S-CPGA-P84
JESD-609 code	e0
length	30.6705 mm
Number of terminals	84
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA84,12X12
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	5.207 mm
Maximum slew rate	725 mA
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	30.6705 mm
uPs/uCs/peripheral integrated circuit type	MATH PROCESSOR, FLOATING POINT ACCELERATOR
Base Number Matches	1

Warm condolences to the brothers and sisters who have completed the postgraduate entrance examination: The postgraduate entrance examination is over today. No matter what the result is, many people can be relieved temporarily. A friend of mine quit his job to prepare for the postgraduate entrance exami...; 向农 Talking about work

Impedance matching problem in measuring plate capacitance signal: I have been working on a circuit for measuring plate capacitance signals these days. The capacitor is used as a sensor, and its internal resistance is very large, but the input requirement of ADC samp...; qq4988 Analog electronics

See what is different about the code above, why the final result is different, and the second digit of the digital tube is abnormal: /* PORTB=SEG_CODE[Display_Buffer[2]]; PORTC=0X08; _delay_ms(1); PORTB=SEG_CODE[Display_Buffer[1]]; PORTC=0X10; _delay_ms(1); PORTB= SEG_CODE[Display_Buffer[0]]; PORTC=0X20; _delay_ms(1); PORTB=SEG_COD...; ldh20091 Microchip MCU

Four common ideas and techniques for FPGA design (I): FPGA/CPLD design ideas and techniques are a very large topic. Due to space limitations, this article only introduces some commonly used design ideas and techniques, including ping-pong operation, seri...; 呱呱 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components