IMP5241CDB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> IMP5241CDB

IMP5241CDB: DescriptionInterface Circuit; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size295KB，10 Pages; ManufacturerA1 PROS; Websitehttp://www.a1pros.co.kr/new/

Download Datasheet Parametric Compare View All

IMP5241CDB Overview

Interface Circuit

IMP5241CDB Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknown
Base Number Matches	1

Preview

Download Datasheet

View All

IMP52 4 1/42/43

ATA

OMMUNICATIONS

9-Line Multimode LVD/SE

SCSI Terminator

The IMP5241/42/43 is a multimode SCSI terminator that conforms to the

SCSI Parallel Interconnect-2 (SPI-2) specification developed by the T10

standards committee for low voltage differential (LVD) termination,

while providing backwards compatibility to the SCSI, SCSI-2, and SPI

single-ended specifications. Multimode compatibility permits the use of

legacy devices on the bus without hardware alterations. Automatic mode

selection is achieved through voltage detection on the diffsense line.

The IMP5241/42/43 delivers the ultimate in SCSI bus performance while

saving component cost and board area. Elimination of the external capac-

itors also mitigates the need for a lengthy capacitor selection process. The

individual high bandwidth drivers also maximize channel separation

and reduce channel to channel noise and cross talk. The high bandwidth

architecture insures ULTRA2 performance while providing a clear migra-

tion path to ULTRA3 and beyond.

When the IMP5241/42/43 is enabled, the differential sense (DIFFSENSE)

pin supplies a voltage between 1.2V and 1.4V. In application, this pin is

tied to the DIFFSENSE input of the corresponding LVD transceivers. This

action enables the LVD transceiver function. DIFFSENSE is capable of

supplying a maximum of 15mA. Tying the DIFFSENSE pin HIGH places

the IMP5241/42/43 in a high impedance state indicating the presence of

an HVD device. Tying the pin LOW places the part in a single-ended

mode while also signaling the multimode transceiver to operate in a sin-

gle-ended mode.

Recognizing the needs of portable and configurable peripherals, the

IMP5241/42/43 have a TTL compatible sleep/disable mode. During this

Key Features

Auto-selectable LVD or single-ended termination

3.0pF maximum disabled output capacitance

Fast response, no external capacitors required

Compatible with active negation drivers

15µA supply current in disconnect mode

Logic command disconnects all termination lines

DIFFSENSE line driver

Ground driver integrated for single-ended

operation

Current limit and thermal protection

Hot-swap compatible (single-ended)

Compatible with SCSI 1, 2, 3, FAST-20, and the

pending SPI-2 LVD

Pin compatible with DS2118, UCC5630 and

LX5241/42/43

sleep/disable mode, power dissipation is reduced to a

meager 15µA while also placing all outputs in a high

impedance state. Also during sleep/disable mode, the

DIFFSENSE function is disabled and is placed in a high

impedance state.

Another key feature of the IMP5241/42/43 is the mas-

ter/slave function. Driving this pin HIGH or floating the

pin enables the 1.3V DIFFSENSE reference. Driving the pin

LOW disables the on board DIFFSENSE reference and

enables use of an external master reference device.

Block Diagram

TERM

DISCONNECT

(IMP5241)

DISCONNECT

(IMP5242)

LVD

1.25V

M/S

10mA

1.07mA

MODE Control & Delay

Window SE

Comp.

HVD

20kΩ

DIFF B

Power ON

LVD

Power ON & MODE Delay

5241/42_01.eps

SE 2.85V, 22.5mA

Internal V

REF

1.30V

Power ON

2.2V

1.07mA

200

52.5

DISC/HVD

LVD

1 of 9

LVD(-) / SE

HVD

LVD

LVD(+) / SE

(Pseudo-GND)

Latch

HVD

LVD

DIFFSENSE

Data Communications

IMP52 4 1/42/43

Pin Description

Pin Name

1-, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-

TERM

Function

Negative signal termination lines for LVD mode. Signal termination lines for SE mode.

Power supply pin for terminator. Connect to SCSI bus TermPwr. Must be decoupled by one

4.7

F low-ESR capacitor for every three terminator devices. It is absolutely necessary to

connect this pin to the decoupling capacitor through a very low impedance (big traces on PCB).

Keeping distances very short from the decoupling capacitors to the V

TERM

pin is also critical.

The value of the decoupling capacitor is somewhat layout dependant and some applications

may benefit from an additional 0.1

F decoupling capacitor at the V

TERM

pin.

Enables / disables terminator. See Table 2 for logic levels.

Terminator ground pin. Connect to ground.

Sometimes referred to as M/S pin. Used to select which terminator is the controlling device.

MASTER/SLAVE pin HIGH or Open enables the DIFFSENSE output drive. See Table 1.

This is a dual function pin. It drives the SCSI bus DIFFSENS line. It is also the sense pin to

detect the SCSI bus mode (LVD, SE or HVD). DIFFSENSE output drive can be disabled with a

LOW level on the MASTER/SLAVE pin. See Table 1 and Table 2. Internally connected to DIFF

B pin through 20k

Ω

resistor.

Internally connected to DIFFSENSE pin through 20k

Ω

resistor. It can be used as a mode sense

pin when the device is a non-controlling terminator (MASTER/SLAVE pin is LOW). An RC filter

(20k

Ω

/ 0.1

F) is not required on the IMP5241/42, as it has an internal timer.

Single-ended output. When HIGH, the terminator is operating in SE mode.

Low Voltage Differential output. When HIGH, the terminator is operating in LVD mode.

High Voltage Differential output. When HIGH, the terminator is operating in HVD mode.

Attached to die mounting pad, but not bonded to GND pin. Pins should be considered a heat

sink only, and not a true ground connection. It is recommeneded that these pins be connected to

ground, but can be left floating.

5241/42_t08.at3

1+, 2+, 3+, 4+, 5+, 6+, 7+, 8+, 9+ Positive signal termination lines for LVD mode. Pseudo-ground lines for SE mode.

DISCONNECT (IMP5241)

DISCONNECT (IMP5242)

GND

MASTER / SLAVE

DIFFSENSE

DIFF B

LVD

HVD

HEATSINK

Data Communications

IMP5241CDB Related Products

	IMP5241CDB	IMP5241CPW	IMP5241CPWT	IMP5242CPW	IMP5242CDBT	IMP5242CDB
Description	Interface Circuit	Interface Circuit	Interface Circuit	Interface Circuit	Interface Circuit	Interface Circuit
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown

Recommended Resources

One of the mains undervoltage and overvoltage alarm circuits

STK461 power amplifier circuit diagram

Energy-saving multipurpose electronic rectifier circuit

A5347 smoke detection application circuit

Duplex intercom amplifier multi-purpose machine

Public security alarm bell analog circuit

Applying In-Amps Effectively: [i=s]This post was last edited by dontium on 2015-1-23 13:37[/i]Applying In-Amps EffectivelyDual-Supply OperationThe conventional way to power an in-amp has beenfrom a split or dual polarity power sup...; 安_然 Analogue and Mixed Signal

Can MC34014 and MC34119 share VCC in the phone?: :( I am adjusting the DTMF circuit. Can MC34119 and 34014 share the same power supply? The fault phenomenon I have here is that there is a buzzing sound when the SPK is connected, but there is no buzz...; 纯金属 Embedded System

[Help] I am designing an electronic clock. How can I solve the problem of multiple drive sources?: Can you give an example of multiple driver sources?...; qingfengwuhen Test/Measurement

【Design Tools】Selected Q&A on FPGA Design Technology from Xilinx: Q: In ISE4.1 , I can only simulate some files compiled with fpga express verilog using modelsimxe , but not back-simulate them. Is there any improvement in 5.1i ? Q: Besides Modelsim , what other veri...; GONGHCU FPGA/CPLD

5529 transplant 2553 program: #include#include/****************************************Custom variables************************************/ int temp,temp2,CCR1ORG=5,key=0; int ShowTimer=1; /***************************************...; ever9700 Microcontroller MCU

msp430g2553 PXIN problem: I use the lower four bits of P1 as a 1 to 4 8421 10-bit dip switch. P1REN is set to pull up, and P1DIR sets the input state. Enter the debugging state and observe the status of the P1IN bit. int main(...; 断桥 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components