EEWORLDEEWORLDEEWORLD

Part Number

Search

EH4745ETTTS-66.6667MTR

Description
CRYSTAL OSCILLATOR, CLOCK, 66.6667MHz, LVCMOS OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size254KB,6 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EH4745ETTTS-66.6667MTR Overview

CRYSTAL OSCILLATOR, CLOCK, 66.6667MHz, LVCMOS OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

EH4745ETTTS-66.6667MTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
package instructionROHS COMPLIANT, CERAMIC, SMD, 4 PIN
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency66.6667 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size3.2mm x 2.5mm x 1.05mm
longest rise time4 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
EH4745ETTTS-66.6667M TR
Series
RoHS Compliant (Pb-free) 2.5V 4 Pad 2.5mm x 3.2mm
Ceramic SMD LVCMOS Oscillator
Frequency Tolerance/Stability
±50ppm Maximum
Operating Temperature Range
-40°C to +85°C
Duty Cycle
50 ±5(%)
RoHS
Pb
Packaging Options
Tape & Reel
EH47 45 ET T TS -66.6667M TR
Nominal Frequency
66.6667MHz
Pin 1 Connection
Tri-State (High Impedance)
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
66.6667MHz
±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the
Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°,
260°C Reflow, Shock, and Vibration)
±5ppm/Year Maximum
-40°C to +85°C
2.5Vdc ±5%
7mA Maximum (No Load)
90% of Vdd Minimum (IOH = -8mA)
10% of Vdd Maximum (IOL = +8mA)
4nSec Maximum (Measured at 20% to 80% of waveform)
50 ±5(%) (Measured at 50% of waveform)
15pF Maximum
CMOS
Tri-State (High Impedance)
90% of Vdd Minimum or No Connect to Enable Output, 10% of Vdd Maximum to Disable Output (High
Impedance)
10µA Maximum (Pin 1 = Ground)
±100pSec Maximum
10mSec Maximum
-55°C to +125°C
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
Standby Current
Absolute Clock Jitter
Start Up Time
Storage Temperature Range
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
ESD Susceptibility
Fine Leak Test
Flammability
Gross Leak Test
Mechanical Shock
Moisture Resistance
Moisture Sensitivity
Resistance to Soldering Heat
Resistance to Solvents
Solderability
Temperature Cycling
Vibration
MIL-STD-883, Method 3015, Class 1, HBM: 1500Vdc
MIL-STD-883, Method 1014, Condition A
UL94-V0
MIL-STD-883, Method 1014, Condition C
MIL-STD-883, Method 2002, Condition B
MIL-STD-883, Method 1004
J-STD-020, MSL 1
MIL-STD-202, Method 210, Condition K
MIL-STD-202, Method 215
MIL-STD-883, Method 2003
MIL-STD-883, Method 1010, Condition B
MIL-STD-883, Method 2007, Condition A
www.ecliptek.com | Specification Subject to Change Without Notice | Rev A 8/14/2010 | Page 1 of 6
Warm condolences to the brothers and sisters who have completed the postgraduate entrance examination
The postgraduate entrance examination is over today. No matter what the result is, many people can be relieved temporarily. A friend of mine quit his job to prepare for the postgraduate entrance exami...
向农 Talking about work
Impedance matching problem in measuring plate capacitance signal
I have been working on a circuit for measuring plate capacitance signals these days. The capacitor is used as a sensor, and its internal resistance is very large, but the input requirement of ADC samp...
qq4988 Analog electronics
See what is different about the code above, why the final result is different, and the second digit of the digital tube is abnormal
/* PORTB=SEG_CODE[Display_Buffer[2]]; PORTC=0X08; _delay_ms(1); PORTB=SEG_CODE[Display_Buffer[1]]; PORTC=0X10; _delay_ms(1); PORTB= SEG_CODE[Display_Buffer[0]]; PORTC=0X20; _delay_ms(1); PORTB=SEG_COD...
ldh20091 Microchip MCU
Four common ideas and techniques for FPGA design (I)
FPGA/CPLD design ideas and techniques are a very large topic. Due to space limitations, this article only introduces some commonly used design ideas and techniques, including ping-pong operation, seri...
呱呱 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1760  1170  1964  325  1980  36  24  40  7  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号